công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CS5376A bảng dữ liệu(PDF) 24 Page - Cirrus Logic

tên linh kiện CS5376A
Giải thích chi tiết về linh kiện  LOW POWER MULTI CHANNEL DECIMATION FILTER
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5376A bảng dữ liệu(HTML) 24 Page - Cirrus Logic

Back Button CS5376A Datasheet HTML 20Page - Cirrus Logic CS5376A Datasheet HTML 21Page - Cirrus Logic CS5376A Datasheet HTML 22Page - Cirrus Logic CS5376A Datasheet HTML 23Page - Cirrus Logic CS5376A Datasheet HTML 24Page - Cirrus Logic CS5376A Datasheet HTML 25Page - Cirrus Logic CS5376A Datasheet HTML 26Page - Cirrus Logic CS5376A Datasheet HTML 27Page - Cirrus Logic CS5376A Datasheet HTML 28Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 107 page
background image
CS5376A
24
6. CLOCK GENERATION
The CS5376A requires a 32.768 MHz master clock
input, which is used to generate internal digital fil-
ter clocks and external modulator clocks.
6.1 Pin Description
CLK - Pin 58
Clock input, nominal frequency 32.768 MHz.
6.2 Synchronous Clocking
To guarantee synchronous measurements through-
out a sensor network, the CS5376A master clock
should be distributed to arrive at all nodes in phase.
The 32.768 MHz master clock can either be direct-
ly distributed through the system telemetry, or re-
constructed locally using a VCXO based PLL. To
ensure recovered clocks have identical phase, sys-
tem PLL designs should use a phase/frequency de-
tector architecture.
6.3 Master Clock Jitter and Skew
Care must be taken to minimize jitter and skew in
the received master clock as both parameters affect
measurement performance.
Jitter in the master clock causes jitter in the gener-
ated modulator clocks, resulting in sample timing
errors and increased noise.
Skew in the master clock from node to node creates
a sample timing offset, resulting in systematic mea-
surement errors in the reconstructed signal.
Clock Divider
CLK
DSPCFG Register
MCLK
Internal
Clocks
Figure 12. Clock Generation Block Diagram
and
Generator
MCLK
Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com