DP83953 datasheet(2/90 Pages) NSC

2 / 90 page

www.national.com

General Description (continued)

The RIC2A repeater consists of two major functional

blocks: The segment specific block and the shared func-

tional blocks. The segment specific block incorporates rele-

vant IEEE specifications on a per port basis. The shared

functional blocks incorporate core logic for the entire IEEE

repeater unit. The core logic blocks consist of a repeater

receive multiplexor, a phase locked loop (PLL), a Manches-

ter decoder, an elasticity buffer, a transmit encoder and a

demultiplexor.

A larger repeater system may be constructed by cascading

several RIC2A devices via the Inter-RIC bus. This method

of cascading allows the RIC2A system to function as a sin-

gle repeater unit without introducing additional repeater

hops.

The RIC2A is configurable for specific applications. It pro-

vides port status information for LED array displays and a

simple interface for system processors. The RIC2A pos-

sesses multifunctional counters and status flag arrays to

facilitate network statistics gathering, as well as a serial

Hub Management Interface Bus for collecting, event data in

managed hub applications.

Table of Contents

1.0

Connection Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

2.0

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

3.0

Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

4.0

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 12

4.1

Summary of DP83953 RIC2A Feature

Enhancements from DP83952 RIC II . . . . . . . . . 12

4.2

Overview Of RIC2A Functions . . . . . . . . . . . . . . . 12

4.3

Description Of Repeater Operations . . . . . . . . . . 14

4.4

Examples Of Packet Repetition

Scenarios . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

4.5

Description Of Hardware Connection For Inter-ric

Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.6

Processor and Display Interface . . . . . . . . . . . . . 28

4.7

Description Of Hardware Connection For Processor

And Display Interface . . . . . . . . . . . . . . . . . . . . . . 30

5.0

HUB Management Support . . . . . . . . . . . . . . . . . . . . . 35

5.1

Event Counting Function . . . . . . . . . . . . . . . . . . 35

5.2

Event Record Function . . . . . . . . . . . . . . . . . . . . 36

5.3

Management Interface Operation . . . . . . . . . . . . 37

5.4

Description of Hardware Connection for

Management Interface . . . . . . . . . . . . . . . . . . . . 43

6.0

Port Block Functions . . . . . . . . . . . . . . . . . . . . . . . . . 44

6.1

Transceiver Functions . . . . . . . . . . . . . . . . . . . . 44

6.2

Segment Partition . . . . . . . . . . . . . . . . . . . . . . . . 47

6.3

Port Status Register Functions . . . . . . . . . . . . . . 47

6.4

Local Ports and Expected Activity . . . . . . . . . . . 49

7.0

RIC2A Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

8.0

Board Layout Recommendations . . . . . . . . . . . . . . . 75

9.0

DC and AC Specification . . . . . . . . . . . . . . . . . . . . . . 77

10.0

Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . 90

DP83953 bảng dữ liệu(PDF) 2 Page - National Semiconductor (TI)

DP83953 bảng dữ liệu(HTML) 2 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

bảng dữ liệu tải về

Link URL