DP83953 datasheet(9/90 Pages) NSC

9 / 90 page

2.0 Pin Descriptions (Continued)

www.national.com

TT = TTL compatible, B = Bi-directional, C = CMOS compatible, OD = Open Drain, I = Input, O = Output,

Z = high impedance

Pin Name

Pin No.

Driver

Type

I/O

Description

Management Bus Pins

MRXC

O,Z MANAGEMENT RECEIVE CLOCK: When asserted this signal pro-

vides a clock signal for the MRXD serial data stream. The MRXD

signal is changed on the falling edge of this clock. The signal is as-

serted when a RIC2A is receiving data from one of its network seg-

ments. Otherwise the signal is inactive.

MCRS

B,Z MANAGEMENT CARRIER SENSE: When asserted this signal pro-

vides an activity framing enable for the serial data stream. The sig-

nal is asserted when a RIC2A is receiving data from one of its

network segments. Otherwise the signal is an input.

MRXD

O,Z MANAGEMENT RECEIVE DATA: When asserted this signal pro-

vides a serial data stream in NRZ format. The data stream is made

up of the data packet and RIC2A status information. The signal is

asserted when a RIC2A is receiving data from one of its network

segments. Otherwise the signal is inactive.

MEN

MANAGEMENT BUS OUTPUT ENABLE: This output acts as an ac-

tive high enable for an external bus transceiver (if required) for the

MRXC, MCRS and MRXD signals. When high the bus transceiver

should be transmitting on to the bus.

PCOMP

PACKET COMPRESS: This input is used to activate the RIC2A's

packet compress logic. A low level on this signal when MCRS is ac-

tive will cause that packet to be compressed. If PCOMP is tied low

all packets are compressed, if PCOMP is tied high packet compres-

sion is inhibited.

External Decoder Pins

RXMPLL

RECEVE DATA MANCHESTER FORMAT: This output makes the

data, in Manchester format, received by port N available for test pur-

poses. If not used for testing this pin should be left open.

Test Pins

TEST_(12:7)

154-159

Factory test control pins - this pin should be connected to GND for

proper operation of the repeater.

TEST_(6:2)

44-48

Factory test control pins - this pin should be connected to GND for

proper operation of the repeater.

TEST_1

Factory test control pins - this pin should be left unconnected for

proper operation of the repeater.

Power and Ground Pins

VDD

1, 55, 65, 74, 80, 102

Positive Supply

GND

54, 64, 73, 79, 101,

160

Negative Supply

VDDA

Positive Supply for Analog circuitry

GNDA

Negative Supply for Analog circuitry

VDDPLL

Positive Supply for Phase Lock Loop

GNDPLL

Negative Supply for Phase Lock Loop

VDDWS

152

Positive Supply for Wave Shape circuitry

GNDWS

151

Negative Supply for Wave Shape circuitry

VDD Pn

10, 17, 22, 29, 34, 41,

117, 124, 129, 136,

141, 148

Positive supply for port N. Connect for all ports.

GND Pn

11, 16, 23, 28, 35, 40,

118, 123, 130, 135,

142, 147

Negative supply for port N. Connect for all ports.

VDD AUI

108

Positive supply for AUI port.

GND AUI

107

Negative supply for AUI port.

DP83953 bảng dữ liệu(PDF) 9 Page - National Semiconductor (TI)

DP83953 bảng dữ liệu(HTML) 9 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

bảng dữ liệu tải về

Link URL