CP3SP33SMSSLASHNOPB datasheet(328/407 Pages) TI1

328 / 407 page

Timer/Counter 1

TCNT1_n

Timer 1

Clock

Reload A

TCRA_n

TAPND

TAIEN

Timer

Interrupt 1

TAEN

TAn

Underflow

TDPND

TDIEN

Timer

Interrupt 2

Timer/Counter 2

TnCNT2_n

Timer 2

Clock

Capture B

TCRB_n

TBn

TBPND

TBIEN

Timer

Interrupt 1

Preset

TBEN

DS454

CP3SP33

SNOSCW5 – MAY 2013

www.ti.com

Figure 32-7. Input Capture Plus Timer Mode

32.3 Timer Interrupts

The Multi-Function Timer unit has four interrupt sources, designated A, B, C, and D. Interrupt sources A,

B, and C are mapped into a single system interrupt called Timer Interrupt 1, while interrupt source D is

mapped into a system interrupt called Timer Interrupt 2. Each of the four interrupt sources has its own

enable bit and pending bit. The enable bits are named TAIEN, TBIEN, TCIEN, and TDIEN. The pending

bits are named TAPND, TBPND, TCPND, and TDPND.

Timer Interrupts 1 and 2 are system interrupts TAn and TBn, respectively.

Table 32-1 shows the events that trigger interrupts A, B, C, and D in each of the four operating modes.

Note that some interrupt sources are not used in some operating modes.

32.4 Timer I/O Functions

The Multi-Function Timer unit uses two I/O pins, called TAn and TBn. The function of each pin depends

on the timer operating mode and the TAEN and TBEN enable bits. Table 32-2 shows the functions of the

pins in each operating mode, and for each combination of enable bit settings.

When the TAn pin is configured to operate as a PWM output (TAEN = 1), the state of the pin is toggled on

each underflow of the TCNT1_n counter. In this case, the initial value on the pin is determined by the

TAOUT bit. For example, to start with TAn high, software must set the TAOUT bit before enabling the

timer clock. This option is available only when the timer is configured to operate in Mode 1, 3, or 4 (in

other words, when TCRA_n is not used in Capture mode).

Table 32-1. Timer Interrupts Overview

Mode 2

Mode 4

Interrupt

Mode 1

Mode 3

Sys. Int.

Dual Input Capture +

Single Capture +

Pending Bit

PWM + Counter

Dual Counter

Counter

Timer Int. 1

TAPND

TCNT1_n reload from

Input capture on TAn

TCNT1_n reload from

(TAn Int.)

TCRA_n

transition

TCRA_n

TBPND

TCNT1_n reload from

Input Capture on TBn

N/A

Input Capture on TBn

TCRB_n

transition

TCPND

N/A

TCNT1_n underflow

N/A

328

Dual Multi-Function Timers

Submit Documentation Feedback

Product Folder Links :CP3SP33

CP3SP33SMS/NOPB bảng dữ liệu(PDF) 328 Page - Texas Instruments

CP3SP33SMS/NOPB bảng dữ liệu(HTML) 328 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL