CP3SP33SMSSLASHNOPB datasheet(313/407 Pages) TI1

313 / 407 page

CP3SP33

www.ti.com

SNOSCW5 – MAY 2013

30.4.3 RTC Event and Interrupt Status Register (RTCEIST)

The RTCEIST register is an 8-bit, read/write register that indicates the status of match events from the

compare registers. Individual bits in this register can be cleared by writing them with 1. At system reset or

power-on reset, this register is cleared to 00h.

Reserved

RTCEVT3

RTCEVT2

RTCEVT1

RTCEVT1 The RTC Event 1 bit indicates a match occurred between the RTCCMP1 register and the 16-

bit prescaler.

0 – No match occurred since this bit was last cleared.

1 – A match occurred.

RTCEVT2 The RTC Event 2 bit indicates a match occurred between the RTCCMP2 register and the 32-

bit counter.

0 – No match occurred since this bit was last cleared.

1 – A match occurred.

RTCEVT3 The RTC Event 3 bit indicates a match occurred between the RTCCMP3 register and the 32-

bit counter.

0 – No match occurred since this bit was last cleared.

1 – A match occurred.

30.4.4 RTC Interrupt Enable Register (RTCIEN)

The RTCIEN register is an 8-bit, read/write register that enables interrupts from the compare registers. At

system reset or power-on reset, this register is cleared to 00h.

Reserved

RTCIEN3

RTCIEN2

RTCIEN1

The RTC Interrupt Enable 1 bit is used to en- able an interrupt when a match occurs between

the 16-bit prescalar and the RTCCMP1 register.

0 – Interrupt disabled.

1 – Interrupt enabled.

RTCIEN2

The RTC Interrupt Enable 2 bit is used to en- able an interrupt when a match occurs between

the 32-bit counter and the RTCCMP2 register.

0 – Interrupt disabled.

1 – Interrupt enabled.

RTCIEN3

The RTC Interrupt Enable 3 bit is used to en- able an interrupt when a match occurs between

the 32-bit counter and the RTCCMP3 register.

0 – Interrupt disabled.

1 – Interrupt enabled.

30.4.5 RTC Prescaler Read Register (RTPRD)

The RTPRD register is a 16-bit, read-only register used to read the current value of the 16-bit prescaler.

System reset does not affect this register. At power-on reset, this register is cleared to 0000h.

RTPRD

30.4.6 RTC Counter Read Register (RTCRD)

The RTCRD register is a 32-bit, read-only register used to read the current value of the 32-bit counter.

System reset does not affect this register. At power-on reset, this register is initialized to 0000 0001h.

Real Time Clock

313

Submit Documentation Feedback

Product Folder Links :CP3SP33

CP3SP33SMS/NOPB bảng dữ liệu(PDF) 313 Page - Texas Instruments

CP3SP33SMS/NOPB bảng dữ liệu(HTML) 313 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL