AM1705DPTP3 datasheet(55/165 Pages) TI1

55 / 165 page

GP [ ]asinput

n m

GP [ ]asinput

n m

GP [ ]asoutput

n m

AM1705

www.ti.com

SPRS657E – FEBRUARY 2010 – REVISED JUNE 2014

Table 6-8. GPIO Registers (continued)

BYTE ADDRESS

ACRONYM

0x01E2 60A8

CLR_FAL_TRIG67

GPIO Banks 6 and 7 Clear Falling Edge Interrupt Register

0x01E2 60AC

INTSTAT67

GPIO Banks 6 and 7 Interrupt Status Register

6.8.2

GPIO Peripheral Input/Output Electrical Data/Timing

Table 6-9. Timing Requirements for GPIO Inputs(1) (see Figure 6-10)

No.

PARAMETER

MIN

MAX

UNIT

tw(GPIH)

Pulse duration, GPn[m] as input high

2C(1) (2)

tw(GPIL)

Pulse duration, GPn[m] as input low

2C(1) (2)

(1)

The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have the device

recognize the GPIx changes through software polling of the GPIO register, the GPIx duration must be extended to allow the device

enough time to access the GPIO register through the internal bus.

(2)

C=SYSCLK4 period in ns.

Table 6-10. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs

(see Figure 6-10)

No.

PARAMETER

MIN

MAX

UNIT

tw(GPOH)

Pulse duration, GPn[m] as output high

2C(1) (2)

tw(GPOL)

Pulse duration, GPn[m] as output low

2C(1) (2)

(1)

This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the

GPIO is dependent upon internal bus activity.

(2)

C=SYSCLK4 period in ns.

Figure 6-10. GPIO Port Timing

6.8.3

GPIO Peripheral External Interrupts Electrical Data/Timing

Table 6-11. Timing Requirements for External Interrupts(1) (see Figure 6-11)

No.

PARAMETER

MIN

MAX

UNIT

tw(ILOW)

Width of the external interrupt pulse low

2C(1) (2)

tw(IHIGH)

Width of the external interrupt pulse high

2C (1) (2)

(1)

The pulse width given is sufficient to generate an interrupt or an EDMA event. However, if a user wants to have device recognize the

GPIO changes through software polling of the GPIO register, the GPIO duration must be extended to allow the device enough time to

access the GPIO register through the internal bus.

(2)

C=SYSCLK4 period in ns.

Figure 6-11. GPIO External Interrupt Timing

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Links: AM1705

AM1705DPTP3 bảng dữ liệu(PDF) 55 Page - Texas Instruments

AM1705DPTP3 bảng dữ liệu(HTML) 55 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL