TMP320C2811PBKA datasheet(26/147 Pages) TI

26 / 147 page

Introduction

June 2004

SPRS257

Table 2−2. Signal Descriptions† (Continued)

PIN NO.

GPIO

PERIPHERAL SIGNAL

179-PIN

GHH

AND

ZHH

176-PIN

PGF

128-PIN

PBK

I/O/Z‡

PU/PD§

DESCRIPTION

GPIOF OR XF CPU OUTPUT SIGNAL

GPIOF14

XF_XPLLDIS (O)

A11

140

101

I/O/Z

This pin has three functions:

1. XF − General-purpose output pin.

2. XPLLDIS − This pin will be sampled

during reset to check if the PLL needs

to be disabled. The PLL will be

disabled if this pin is sensed low. HALT

and STANDBY modes cannot be used

when the PLL is disabled.

3. GPIO − GPIO function

GPIOG OR SCI-B SIGNALS

GPIOG4

SCITXDB (O)

P14

I/O/Z

−

GPIO or SCI asynchronous serial port

transmit data

GPIOG5

SCIRXDB (I)

M13

I/O/Z

−

GPIO or SCI asynchronous serial port

receive data

† Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.

‡ I = Input, O = Output, Z = High impedance

§ PU = pin has internal pullup; PD = pin has internal pulldown

NOTE:

Other than the power supply pins, no pin should be driven before the 3.3-V rail has reached

recommended operating conditions. However, it is acceptable for an I/O pin to ramp along with

the 3.3-V supply.

TMP320C2811PBKA bảng dữ liệu(PDF) 26 Page - Texas Instruments

TMP320C2811PBKA bảng dữ liệu(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL