UPSD3312D datasheet(215/272 Pages) STMICROELECTRONICS

215 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD33xx

PSD module

Doc ID 9685 Rev 7

215/272

27.4.40

Peripheral I/O mode

This mode will provide a data bus repeater function for the 8032 to interface with external

parallel peripherals. The mode is only available on Port A (80-pin devices only) and the data

bus signals, D0 - D7, are de-multiplexed (no address A0-A7). When active, this mode

behaves like a bidirectional buffer, with the direction automatically controlled by the 8032 RD

and WR signals for a specified address range. The DPLD signals PSEL0 and PSEL1

determine this address range. Figure 68 on page 208 shows the action of Peripheral I/O

mode on the Output Enable logic of the tri-state output driver for a single port pin. Figure 72

on page 215 illustrates data repeater the operation. To activate this mode, choose the pin

function “Peripheral I/O mode” in PSDsoft Express on any Port A pin (all eight pins of Port A

will automatically change to this mode). Next in PSDsoft, specify an address range for the

PSELx signals in the “Chip-Select” section of the “Design Assistant.” Specify an address

range for either PSEL0 or PSEL1. Always qualify the PSELx equation with “PSEN is logic

'1'” to ensure Peripheral I/O mode is only active during 8032 data cycles, not code cycles.

Only one equation is needed since PSELx signals are OR’ed together (Figure 72). Then in

the 8032 initialization firmware, a logic ’1’ is written to the csiop VM register, Bit 7 (PIO_EN)

as shown in Table 109 on page 162. After this, Port A will automatically perform this

repeater function whenever the 8032 presents an address (and memory page number, if

paging is used) that is within the range specified by PSELx. Once Port A is designated as

Peripheral I/O mode in PSDsoft Express, it cannot be used for other functions.

Note:

The user can alternatively connect an external parallel peripheral to the standard 8032 AD0-

AD7 pins on an 80-pin UPSD device (not Port A), but these pins have multiplexed address

and data signals, with a weaker fanout drive capability.

Figure 72.

Peripheral I/O mode

Table 145.

Latched Address output, Port B Control register (address = csiop+offset 03h)(1)(2)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

PB7

(addr A7 or

A15)

PB6

(addr A6 or

A14)

PB5

(addr A5 or

A13)

PB4

(addr A4 or

A12)

PB3

(addr A3 or

A11)

PB2

(Addr A2 or

A10)

PB1

(addr A1 or

A9)

PB0

(addr A0 or

A8)

For each bit, 1 = drive demuxed 8032 address signal on pin, 0 = pin is default mode, MCU I/O

Default state for register is 00h after reset or power-up

PSEL1

Port

A pins

PA0 - PA7

PSEL0

VM register bit 7 (PIO EN)

8032 RD

8032 WR

8032 data

bus D0-D7

(DE-MUXED)

AI02886A

UPSD3312D bảng dữ liệu(PDF) 215 Page - STMicroelectronics

UPSD3312D bảng dữ liệu(HTML) 215 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL