| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
IMX53IEC bảng dữ liệu(PDF) 69 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
IMX53IEC bảng dữ liệu(HTML) 69 Page - Freescale Semiconductor, Inc |
|
69 / 173 page ![]() Electrical Characteristics i.MX53 Applications Processors for Industrial Products, Rev. 6 Freescale Semiconductor 69 80 SCKT rising edge to FST out (wr) high6 — — — — — — 20.0 10.0 x ck i ck ns 81 SCKT rising edge to FST out (wr) low6 — — — — — — 22.0 12.0 x ck i ck ns 82 SCKT rising edge to FST out (wl) high — — — — — — 19.0 9.0 x ck i ck ns 83 SCKT rising edge to FST out (wl) low — — — — — — 20.0 10.0 x ck i ck ns 84 SCKT rising edge to data out enable from high impedance — — — — — — 22.0 17.0 x ck i ck ns 86 SCKT rising edge to data out valid — — — — — — 18.0 13.0 x ck i ck ns 87 SCKT rising edge to data out high impedance 77 — — — — — — 21.0 16.0 x ck i ck ns 89 FST input (bl, wr) setup time before SCKT falling edge6 — — — — 2.0 18.0 — — x ck i ck ns 90 FST input (wl) setup time before SCKT falling edge — — — — 2.0 18.0 — — x ck i ck ns 91 FST input hold time after SCKT falling edge — — — — 4.0 5.0 — — x ck i ck ns 95 HCKR/HCKT clock cycle — 2 x TC 15 — — ns 96 HCKT input rising edge to SCKT output — — — 18.0 — ns 97 HCKR input rising edge to SCKR output — — — 18.0 — ns 1 VCORE_VDD= 1.00 ± 0.10V Tj = -40 °C to 125 °C CL= 50 pF 2 i ck = internal clock x ck = external clock i ck a = internal clock, asynchronous mode (asynchronous implies that SCKT and SCKR are two different clocks) i ck s = internal clock, synchronous mode (synchronous implies that SCKT and SCKR are the same clock) 3 bl = bit length wl = word length wr = word length relative 4 SCKT(SCKT pin) = transmit clock SCKR(SCKR pin) = receive clock FST(FST pin) = transmit frame sync FSR(FSR pin) = receive frame sync HCKT(HCKT pin) = transmit high frequency clock HCKR(HCKR pin) = receive high frequency clock 5 For the internal clock, the external clock cycle is defined by Icyc and the ESAI control register. Table 48. Enhanced Serial Audio Interface (ESAI) Timing (continued) No. Characteristics1’2,3 Symbol Expression3 Min Max Condition4 Unit |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |