IMX53IEC datasheet(65/173 Pages) FREESCALE

65 / 173 page

Electrical Characteristics

i.MX53 Applications Processors for Industrial Products, Rev. 6

Freescale Semiconductor

4.7

External Peripheral Interfaces Parameters

The following subsections provide information on external peripheral interfaces.

4.7.1

AUDMUX Timing Parameters

The AUDMUX provides a programmable interconnect logic for voice, audio and data routing between

internal serial interfaces (SSIs) and external serial interfaces (audio and voice codecs). The AC timing of

AUDMUX external pins is governed by the SSI module. For more information, see the respective SSI

electrical specifications found within this document.

4.7.2

CSPI and ECSPI Timing Parameters

This section describes the timing parameters of the CSPI and ECSPI blocks. The CSPI and ECSPI have

separate timing parameters for master and slave modes. The nomenclature used with the CSPI / ECSPI

modules and the respective routing of these signals is shown in Table 44.

4.7.2.1

CSPI Master Mode Timing

Figure 32 depicts the timing of CSPI in master mode. Table 45 lists the CSPI master mode timing

characteristics.

Figure 32. CSPI/ECSPI Master Mode Timing Diagram

Table 44. CSPI Nomenclature and Routing

Block Instance

I/O Access

ECSPI-1

GPIO, KPP, DISP0_DAT, CSI0_DAT and EIM_D through IOMUXC

ECSPI-2

DISP0_DAT, CSI0_DAT and EIM through IOMUXC

CSPI

DISP0_DAT, EIM_A/D, SD1 and SD2 through IOMUXC

CS1

CS7

CS2

CS4

CS6

CS5

CS8

CS9

SCLK

SSx

MOSI

MISO

RDY

CS10

CS3

IMX53IEC bảng dữ liệu(PDF) 65 Page - Freescale Semiconductor, Inc

IMX53IEC bảng dữ liệu(HTML) 65 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL