công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

IMX53IEC bảng dữ liệu(PDF) 67 Page - Freescale Semiconductor, Inc

tên linh kiện IMX53IEC
Giải thích chi tiết về linh kiện  i.MX53 Applications Processors for Industrial Products
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX53IEC bảng dữ liệu(HTML) 67 Page - Freescale Semiconductor, Inc

Back Button IMX53IEC Datasheet HTML 63Page - Freescale Semiconductor, Inc IMX53IEC Datasheet HTML 64Page - Freescale Semiconductor, Inc IMX53IEC Datasheet HTML 65Page - Freescale Semiconductor, Inc IMX53IEC Datasheet HTML 66Page - Freescale Semiconductor, Inc IMX53IEC Datasheet HTML 67Page - Freescale Semiconductor, Inc IMX53IEC Datasheet HTML 68Page - Freescale Semiconductor, Inc IMX53IEC Datasheet HTML 69Page - Freescale Semiconductor, Inc IMX53IEC Datasheet HTML 70Page - Freescale Semiconductor, Inc IMX53IEC Datasheet HTML 71Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 173 page
background image
Electrical Characteristics
i.MX53 Applications Processors for Industrial Products, Rev. 6
Freescale Semiconductor
67
4.7.2.3
ECSPI Master Mode Timing
Figure 32 depicts the timing of ECSPI in master mode. Table 46 lists the ECSPI master mode timing
characteristics.
4.7.2.4
ECSPI Slave Mode Timing
Figure 33 depicts the timing of ECSPI in slave mode. Table 47 lists the ECSPI slave mode timing
characteristics.
Table 46. ECSPI Master Mode Timing Parameters
ID
Parameter
Symbol
Min
Max
Unit
CS1
SCLK Cycle Time—Read
SCLK Cycle Time—Write
tclk
30
15
—ns
CS2
SCLK High or Low Time—Read
SCLK High or Low Time—Write
tSW
14
7
—ns
CS3
SCLK Rise or Fall1
1 See specific I/O AC parameters Section 4.5, “I/O AC Parameters”
tRISE/FALL
——
ns
CS4
SSx pulse width
tCSLH
Half SCLK period
—
ns
CS5
SSx Lead Time (CS setup time)
tSCS
5—
ns
CS6
SSx Lag Time (CS hold time)
tHCS
5—
ns
CS7
MOSI Propagation Delay (CLOAD =20pF)
tPDmosi
-0.5
2.5
ns
CS8
MISO Setup Time
tSmiso
8.5
—
ns
CS9
MISO Hold Time
tHmiso
0—
ns
CS10
RDY to SSx Time2
2 SPI_RDY is sampled internally by ipg_clk and is asynchronous to all other CSPI signals.
tSDRY
5—
ns
Table 47. ECSPI Slave Mode Timing Parameters
ID
Parameter
Symbol
Min
Max
Unit
CS1
SCLK Cycle Time–Read
SCLK Cycle Time–Write
tclk
15
40
—ns
CS2
SCLK High or Low Time–Read
SCLK High or Low Time–Write
tSW
7
20
—ns
CS4
SSx pulse width
tCSLH
Half SCLK period
—
ns
CS5
SSx Lead Time (CS setup time)
tSCS
5—
ns
CS6
SSx Lag Time (CS hold time)
tHCS
5—
ns
CS7
MOSI Setup Time
tSmosi
4—
ns
CS8
MOSI Hold Time
tHmosi
4—
ns
CS9
MISO Propagation Delay (CLOAD =20pF)
tPDmiso
417
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com