OR3LP26B datasheet(138/184 Pages) AGERE

138 / 184 page

ORCA OR3LP26B FPSC

Data Sheet

Embedded Master/Target PCI Interface

March 2000

138

Lucent Technologies Inc.

Timing Characteristics (continued)

Table 52. General-Purpose Clock Timing Characteristics (Internally Generated Clock)

OR3LP26B Commercial: VDD = 3.0 V to 3.6 V, 0 °C < TA < 70 °C; VDD2 = 2.38 V to 2.63 V, 0 °C < TA < 70 °C.

Notes:

This table represents the delay for an internally generated clock from the clock tree input in one of the four middle PICs (using pSW routing) on

any side of the device which is then distributed to the PFU/PIO clock inputs. If the clock tree input used is located at any other PIC, see the

results reported by

ORCA Foundry.

This clock delay is for a fully routed clock tree that uses the general clock network. The delay will be reduced if any of the clock branches are not

used. See pin-to-pin timing in Table 55 for clock delays of clocks input on general I/O pins.

Table 53. OR3LP26B ExpressCLK to Output Delay (Pin-to-Pin)

OR3LP26B Commercial: VDD = 3.0 V to 3.6 V, 0 °C < TA < 70 °C; VDD2 = 2.38 V to 2.63 V, 0 °C < TA < 70 °C.

Notes:

Timing is without the use of the programmable clock manager (PCM).

This clock delay is for a fully routed clock tree that uses the ExpressCLK network. It includes both the input buffer delay, the clock routing to the

PIO CLK input, the clock

→Q of the FF, and the delay through the output buffer. The given timing requires that the input clock pin be located at

one of the six ExpressCLK inputs of the device, and that a PIO FF be used.

5-4846(F).a

Figure 51. ExpressCLK to Output Delay

Device (TJ = 85 °C, VDD = min)

Symbol

Min

Max

Unit

OR3LP26B

clk_del

—

3.95

Description

(TJ = 85 °C, VDD = min)

Min

Max

Unit

ECLK Middle Input Pin

→OUTPUT Pin (Fast)

—5.82

ECLK Middle Input Pin

→OUTPUT Pin (Slewlim)

—6.61

ECLK Middle Input Pin

→OUTPUT Pin (Sinklim)

—

11.05

Additional Delay if ECLK Corner Pin Used

—

2.2

OUTPUT (50 pF LOAD)

ECLK

PIO FF

CLKCNTRL

OR3LP26B bảng dữ liệu(PDF) 138 Page - Agere Systems

OR3LP26B bảng dữ liệu(HTML) 138 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL