công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

OR3LP26B bảng dữ liệu(PDF) 38 Page - Agere Systems

tên linh kiện OR3LP26B
Giải thích chi tiết về linh kiện  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AGERE [Agere Systems]
Trang chủ  
Logo AGERE - Agere Systems

OR3LP26B bảng dữ liệu(HTML) 38 Page - Agere Systems

Back Button OR3LP26B Datasheet HTML 34Page - Agere Systems OR3LP26B Datasheet HTML 35Page - Agere Systems OR3LP26B Datasheet HTML 36Page - Agere Systems OR3LP26B Datasheet HTML 37Page - Agere Systems OR3LP26B Datasheet HTML 38Page - Agere Systems OR3LP26B Datasheet HTML 39Page - Agere Systems OR3LP26B Datasheet HTML 40Page - Agere Systems OR3LP26B Datasheet HTML 41Page - Agere Systems OR3LP26B Datasheet HTML 42Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 184 page
background image
ORCA OR3LP26B FPSC
Data Sheet
Embedded Master/Target PCI Interface
March 2000
38
Lucent Technologies Inc.
Lucent Technologies Inc.
PCI Bus Core Detailed Description Dual Port (continued)
Master Write, Nonburst Transaction
Figure 2 (FPGA bus) and Figure 3 (PCI bus) show the timing of a Master write, nonburst transaction. In Figure 2,
the transaction is initiated by the FPGA application asserting Master address enable (maenn), while providing the
command word and the address on bus datafmfpga. On the next clock, maenn is deasserted and the one Quad-
word of data is provided on bus datafmfpga along with assertion of the Master write data enable (mwdataenn).
Since the protocol for providing start-up data is fixed for a specific operation, the FPGA application can be prepro-
grammed with the sequence, or can use the value of the Master state counter (mstatecntr) to assist in determina-
tion of the next required data word of information. The PCI core knows that this is a nonburst operation because the
FPGA application asserts the Master write burst signal (mwlastcycn). This completes the setup for this operation.
Execution begins on the PCI bus, as shown in Figure 3.
5-88831(F).a
Figure 2. Master Write Single (FPGA Bus, Dual-Port)
T0
T1
T2
T3
T4
X
0
4
0
X
CMD
X
X
ADRS
D0
X
fclk
ma_fulln
mstatecntr
mcmd
datafmfpga
maenn
mwdataenn
mwlastcycn
mw_fulln
mw_afulln
mwpcihold



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com