OR3LP26B datasheet(14/184 Pages) AGERE

14 / 184 page

ORCA OR3LP26B FPSC

Data Sheet

Embedded Master/Target PCI Interface

March 2000

Lucent Technologies Inc.

PCI Bus Core Detailed Description

The following sections describe the operation of the embedded core PCI bus interface.

PCI Bus Commands

The PCI core supports all commands required by the PCI specification. The following table describes each com-

mand. Subsequent sections will describe the protocols in which the commands are used.

Table 4. PCI Bus Command Descriptions

Command

Code

(Binary

)

Command

Master

Generates

Target

Accepts

Description

0000

Interrupt

Acknowl-

edge

—

Only implemented as Master by agents that interface to the sys-

tem CPU and as Target by agents that incorporate the system

interrupt controller.

0001

Special

Cycle

—

Target ignores, per PCI Specification section 3.6.2.

0010

I/O Read

√√

Fully implemented.

Target: Bursting is prevented by disconnecting with data on the

first data phase. If signal deltrn is asserted low, I/O (and memory)

reads are handled as delayed transactions; no wait-states are

generated. If signal deltrn is deasserted high, the unit waits for the

data from the FPGA application, inserting wait-states (up to the

maximum allowed, after which a retry is issued).

Master: Bursting is allowed, and no wait-states are generated.

0011

I/O Write

√√

Fully implemented.

Target: Bursting is prevented by disconnecting with data on the

first data phase. If signal deltrn is asserted low, I/O writes are

handled as delayed transactions; no wait-states are generated.

Master: Bursting is allowed, and no wait-states are generated.

0100

(reserved)

—

Target ignores, per PCI Specification section 3.1.1.

0101

(reserved)

—

Target ignores, per PCI Specification section 3.1.1.

0110

Memory

Read

√√

Fully implemented.

Target: Bursting is allowed. If signal deltrn is asserted low, mem-

ory (and I/O) reads are handled as delayed transactions. If signal

deltrn is deasserted high, the unit waits for the data from the

FPGA application, inserting wait-states (up to the maximum

allowed, after which a retry is issued). If signal trburstpendn is

asserted low and the Target Read FIFO is empty, wait-states are

inserted (up to the maximum allowed, after which a retry is

issued).

Master: Bursting is allowed, and no wait-states are generated.

OR3LP26B bảng dữ liệu(PDF) 14 Page - Agere Systems

OR3LP26B bảng dữ liệu(HTML) 14 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL