OR3LP26B datasheet(103/184 Pages) AGERE

103 / 184 page

Lucent Technologies Inc.

103

Data Sheet

ORCA OR3LP26B FPSC

March 2000

Embedded Master/Target PCI Interface

Lucent Technologies Inc.

PCI Bus Core Detailed Description

Quad Port (continued)

Initiating Target Aborts

There may be a need in an application to initiate a tar-

get abort condition on the PCI bus. In general, this is

asserted for only the most severe cases. The interface

signal, fpga_tabort, is used for this purpose. From the

PCI core's point of view, it needs to know whether to

perform a target abort at the very beginning of a trans-

action, so it is not possible to have a transaction

started, and then assert the fpga_tabort signal. The

signal fpga_tabort needs to be asserted before the

transaction begins, and it was not designed to be tog-

gled on and off from transaction to transaction. Once

an FPGA application determines that it wants to apply

a target abort to any master that accesses it, it would

assert the fpga_tabort signal high. All future target

accesses will be terminated in an abort. In generating

this signal, keep in mind that this signal needs to be

synchronous to pciclk.

Initiating PCI Target Retries

In contrast to target abort, many applications may

require to assert PCI target retries. In general, this may

be asserted for times when the FPGA application is

temporarily busy and unavailable to service PCI

requests. The interface signal, fpga_tretryn, is used

for this purpose. From the PCI core's point of view, it

needs to know whether to perform a target retry at the

very beginning of a transaction, so it is not possible to

have a transaction started and then assert the

fpga_tretryn signal. The signal fpga_tretryn needs to

be asserted before the transaction begins, and it was

not designed to be toggled on and off from transaction

to transaction. Once an FPGA application determines

that it wants to apply a target retry to any master that

accesses it, it would assert the fpga_tretryn signal

low. All future target accesses will be terminated in a

retry (disconnect without data). On the FPGA applica-

tion side, no activity will occur. In generating this signal,

keep in mind that this signal needs to be synchronous

to pciclk.

OR3LP26B bảng dữ liệu(PDF) 103 Page - Agere Systems

OR3LP26B bảng dữ liệu(HTML) 103 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL