TLK3114SCZPV datasheet(21/68 Pages) TI1

21 / 68 page

3−3

Byte to be Transmitted

td(T_Latency)

10-Bit Code Transmitted

TXxP

TXxN

TDx[7:0]

TCx

Figure 3−2. Transmitter Latency

3.7

Channel Clock to Serial Transmit Clock Synchronization

The TLK3114SC device requires an external differential reference clock, RFCP/N, for the on-chip phase-locked loop

(PLL) and the clock/data recovery loop. To compensate for arbitrary clock phase tolerance differences between the

reference clock and the data aligned to the transmit clock, a small FIFO in the parallel transmit data path on each

channel is employed. This FIFO has a depth of four bytes.

The reference clock and the transmit data clock(s) are assumed to be from a common source and only phase

misaligned due to different path delays as shown in Figure 3−3 and Figure 3−4. The reference clock is multiplied in

frequency 10x to produce the internal serialization clock. The internal serialization clock is used to clock out the serial

transmit data.

Channel

Logic

Protocol Device

FIFO

Channel A

TCA

TLK3114SC

Serdes

Core

Data A

Channel

Logic

FIFO

Channel B

Data B

Serdes

Core

Channel

Logic

FIFO

Channel C

Data C

Serdes

Core

Channel

Logic

FIFO

Channel D

Data D

Serdes

Core

Xtal OSC

RFCP/RFCN

Figure 3−3. Transmit and Reference Clock Relationship (Channel Sync Mode)

TLK3114SCZPV bảng dữ liệu(PDF) 21 Page - Texas Instruments

TLK3114SCZPV bảng dữ liệu(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL