PCF2127ATSLASH1 datasheet(71/80 Pages) NXP

71 / 80 page

PCF2127A_2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 May 2010

71 of 80

NXP Semiconductors

PCF2127A

Integrated RTC, TCXO and quartz crystal

13.2 I2C interface timing characteristics

[1]

The minimum SCL clock frequency is limited by the bus time-out feature which resets the serial bus

interface if either the SDA or SCL is held LOW for a minimum of 25 ms. The bus time-out feature must be

disabled for DC operation.

[2]

A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the VIL of

the SCL signal) in order to bridge the undefined region of the SCL’s falling edge.

[3]

Cb is the total capacitance of one bus line in pF.

[4]

The maximum tf for the SDA and SCL bus lines is 300 ns. The maximum fall time for the SDA output stage,

tf is 250 ns. This allows series protection resistors to be connected between the SDA/CE pin, the SCL pin,

and the SDA/SCL bus lines without exceeding the maximum tf.

[5]

tVD;ACK is the time of the acknowledgement signal from SCL LOW to SDA (out) LOW.

[6]

tVD;DAT is the minimum time for valid SDA (out) data following SCL LOW.

[7]

Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns.

Table 64.

I2C-bus characteristics

All timing characteristics are valid within the operating supply voltage and ambient temperature

range and reference to 30 % and 70 % with an input voltage swing of VSS to VDD (see Figure 52).

Symbol Parameter

Standard mode

Fast-mode (Fm)

Unit

Min

Max

Min

Max

Pin SCL

fSCL

SCL clock frequency

[1] 0

100

400

kHz

tLOW

LOW period of the SCL

clock

4.7

1.3

μs

tHIGH

HIGH period of the SCL

clock

4.0

0.6

μs

Pin SDA/CE

tSU;DAT

data set-up time

250

100

tHD;DAT

data hold time

Pins SCL and SDA/CE

tBUF

bus free time between a

STOP and START

condition

4.7

1.3

μs

tSU;STO

set-up time for STOP

condition

4.0

0.6

μs

tHD;STA

hold time (repeated)

START condition

4.0

0.6

μs

tSU;STA

set-up time for a

repeated START

condition

4.7

0.6

μs

rise time of both SDA

and SCL signals

[2][3][4] -

1000

20 + 0.1Cb 300

fall time of both SDA and

SCL signals

[2][3][4] -

300

20 + 0.1Cb 300

tVD;ACK

data valid acknowledge

time

[5] 0.1

3.45

0.1

0.9

μs

tVD;DAT

data valid time

[6] 300

tSP

pulse width of spikes

that must be suppressed

by the input filter

[7] -

PCF2127AT/1 bảng dữ liệu(PDF) 71 Page - NXP Semiconductors

PCF2127AT/1 bảng dữ liệu(HTML) 71 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL