công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

SH7014 bảng dữ liệu(PDF) 148 Page - Renesas Technology Corp

tên linh kiện SH7014
Giải thích chi tiết về linh kiện  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 bảng dữ liệu(HTML) 148 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 144Page - Renesas Technology Corp SH7014 Datasheet HTML 145Page - Renesas Technology Corp SH7014 Datasheet HTML 146Page - Renesas Technology Corp SH7014 Datasheet HTML 147Page - Renesas Technology Corp SH7014 Datasheet HTML 148Page - Renesas Technology Corp SH7014 Datasheet HTML 149Page - Renesas Technology Corp SH7014 Datasheet HTML 150Page - Renesas Technology Corp SH7014 Datasheet HTML 151Page - Renesas Technology Corp SH7014 Datasheet HTML 152Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 754 page
background image
8. Bus State Controller (BSC)
Rev.5.00 Sep. 27, 2007 Page 114 of 716
REJ09B0398-0500
8.2.4
Wait Control Register 2 (WCR2)
WCR2 is a 16-bit read/write register that specifies the number of access cycles for DRAM space
and CS space for DMA single address mode transfers.
Do not perform any DMA single address transfers before WCR2 is set.
WCR2 is initialized by power-on resets to H'000F, but is not initialized by software standbys.
Bit:
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Initial value:
0
0
0
0
0
0
0
0
R/W:
R
R
R
R
R
R
R
R
Bit:
7
6
5
4
3
2
1
0
⎯
⎯
DDW1
DDW0
DSW3
DSW2
DSW1
DSW0
Initial value:
0
0
0
0
1
1
1
1
R/W:
R
R
R/W
R/W
R/W
R/W
R/W
R/W
Bits 15 to 6
⎯Reserved: These bits always read as 0. The write value should always be 0.
Bits 5 and 4
⎯DRAM Space DMA Single Address Mode Access Wait Specification (DDW1,
DDW0): Specifies the number of waits for DRAM space access during DMA single address mode
accesses. These bits are independent of the DWW and DWR bits of the DCR.
Bit 5
DDW1
Bit 4
DDW0
Description
0
0
2-cycle (no wait) external wait disabled
(initial value)
1
3-cycle (1 wait) external wait disabled
1
0
4-cycle (2 wait) external wait enabled
1
5-cycle (3 wait) external wait enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com