SH7014 datasheet(145/754 Pages) RENESAS

145 / 754 page

8. Bus State Controller (BSC)

Rev.5.00 Sep. 27, 2007 Page 111 of 716

REJ09B0398-0500

Bit 6

CW2

Description

No CS2 space continuous access idle cycles

One CS2 space continuous access idle cycle

(initial value)

Bit 5

CW1

Description

No CS1 space continuous access idle cycles

One CS1 space continuous access idle cycle

(initial value)

Bit 4

CW0

Description

No CS0 space continuous access idle cycles

One CS0 space continuous access idle cycle

(initial value)

Bits 3 to 0

⎯CS Assert Extension Specification (SW3, SW2, SW1, SW0): The CS assert cycle

extension specification is for making insertions to prevent extension of the

RD signal or WRx

signal assert period beyond the length of the

CSn signal assert period. Extended cycles insert one

cycle before and after each bus cycle, which simplifies interfaces with external devices and also

has the effect of extending write data hold time. Refer to section 8.3.3,

CS Assert Extension

Function, for details.

SW3 specifies the

CS assert extension for CS3 space access; SW2 specifies the CS assert

extension for CS2 space access; SW1 specifies the

CS assert extension for CS1 space access and

SW0 specifies the

CS assert extension for CS0 space access.

Bit 3

SW3

Description

No CS3 space

CS assert extension

CS3 space

CS assert extension

(initial value)

Bit 2

SW2

Description

No CS2 space

CS assert extension

CS2 space

CS assert extension

(initial value)

SH7014 bảng dữ liệu(PDF) 145 Page - Renesas Technology Corp

SH7014 bảng dữ liệu(HTML) 145 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL