SH7014 datasheet(144/754 Pages) RENESAS

144 / 754 page

8. Bus State Controller (BSC)

Rev.5.00 Sep. 27, 2007 Page 110 of 716

REJ09B0398-0500

Bit 13

IW21

Bit 12

IW20

Description

No idle cycle after accessing CS2 space

Inserts one idle cycle

Inserts two idle cycles

Inserts three idle cycles

(initial value)

Bit 11

IW11

Bit 10

IW10

Description

No idle cycle after accessing CS1 space

Inserts one idle cycle

Inserts two idle cycles

Inserts three idle cycles

(initial value)

Bit 9

IW01

Bit 8

IW00

Description

No idle cycle after accessing CS0 space

Inserts one idle cycle

Inserts two idle cycles

Inserts three idle cycles

(initial value)

Bits 7 to 4

⎯Idle Specification for Continuous Access (CW3, CW2, CW1, CW0): The

continuous access idle specification makes insertions to clearly delineate the bus intervals by once

negating the

CSn signal when doing consecutive accesses of the same CS space. When a write

immediately follows a read, the number of idle cycles inserted is the larger of the two values

specified by IW and CW. Refer to section 8.6, Waits between Access Cycles, for details.

CW3 specifies the continuous access idles for CS3 space; CW2 specifies the continuous access

idles for CS2 space; CW1 specifies the continuous access idles for CS1 space and CW0 specifies

the continuous access idles for CS0 space.

Bit 7

CW3

Description

No CS3 space continuous access idle cycles

One CS3 space continuous access idle cycle

(initial value)

SH7014 bảng dữ liệu(PDF) 144 Page - Renesas Technology Corp

SH7014 bảng dữ liệu(HTML) 144 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL