DS72011RB120FPV datasheet(17/1196 Pages) RENESAS

17 / 1196 page

Rev. 2.00 Sep. 07, 2007 Page xvii of xxviii

12.3.28 Timer Interrupt Skipping Counter (TITCNT)....................................................... 450

12.3.29 Timer Buffer Transfer Set Register (TBTER) ...................................................... 451

12.3.30 Timer Dead Time Enable Register (TDER).......................................................... 453

12.3.31 Timer Waveform Control Register (TWCR) ........................................................ 454

12.3.32 Bus Master Interface ............................................................................................. 455

12.4

Operation ........................................................................................................................... 456

12.4.1 Basic Functions..................................................................................................... 456

12.4.2 Synchronous Operation......................................................................................... 462

12.4.3 Buffer Operation ................................................................................................... 464

12.4.4 Cascaded Operation .............................................................................................. 469

12.4.5 PWM Modes ......................................................................................................... 474

12.4.6 Phase Counting Mode ........................................................................................... 479

12.4.7 Reset-Synchronized PWM Mode.......................................................................... 486

12.4.8 Complementary PWM Mode................................................................................ 489

12.4.9 A/D Converter Start Request Delaying Function.................................................. 525

12.4.10 External Pulse Width Measurement...................................................................... 529

12.4.11 Dead Time Compensation..................................................................................... 530

12.4.12 TCNT Capture at Crest and/or Trough in Complementary PWM Operation ....... 532

12.5

Interrupt Sources................................................................................................................ 533

12.5.1 Interrupt Sources and Priorities ............................................................................ 533

12.5.2 DMAC Activation................................................................................................. 535

12.5.3 A/D Converter Activation..................................................................................... 535

12.6

Operation Timing............................................................................................................... 537

12.6.1 Input/Output Timing ............................................................................................. 537

12.6.2 Interrupt Signal Timing......................................................................................... 544

12.7

Usage Notes ....................................................................................................................... 548

12.7.1 Module Standby Mode Setting ............................................................................. 548

12.7.2 Input Clock Restrictions ....................................................................................... 548

12.7.3 Caution on Period Setting ..................................................................................... 549

12.7.4 Contention between TCNT Write and Clear Operations...................................... 550

12.7.5 Contention between TCNT Write and Increment Operations............................... 550

12.7.6 Contention between TGR Write and Compare Match .......................................... 551

12.7.7 Contention between Buffer Register Write and Compare Match ......................... 552

12.7.8 Contention between Buffer Register Write and TCNT Clear ............................... 553

12.7.9 Contention between TGR Read and Input Capture............................................... 554

12.7.10 Contention between TGR Write and Input Capture.............................................. 555

12.7.11 Contention between Buffer Register Write and Input Capture ............................. 556

12.7.12 TCNT_2 Write and Overflow/Underflow Contention in Cascade Connection .... 556

12.7.13 Counter Value during Complementary PWM Mode Stop .................................... 558

12.7.14 Buffer Operation Setting in Complementary PWM Mode ................................... 558

DS72011RB120FPV bảng dữ liệu(PDF) 17 Page - Renesas Technology Corp

DS72011RB120FPV bảng dữ liệu(HTML) 17 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL