 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TAS2781RYYR bảng dữ liệu(PDF) 34 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS2781RYYR bảng dữ liệu(HTML) 34 Page - Texas Instruments |
|
|
34 / 90 page  Table 8-8. Fault Interrupt Mask (continued) Interrupt Live Register Latch Register Mask Register Default (1 = Mask) BOP Power Down - IR_BOPPD IM_BOPPD 1 PVDDH Below Limiter Inflection IL_PBIP IR_PBIP IM_PBIP 1 Limiter Active IL_LIMA IR_LIMA IM_LIMA 1 Limiter Max Atten IL_LIMMA IR_LIMMA IM_LIMMA 1 PVDDH UVLO Device in shutdown IR_PUVLO IM_PUVLO 0 PVDDL UVLO Device in shutdown - - - OTP CRC Error Device in shutdown IR_OTPCRC IM_OTPCRC 0 PVDDL Gain Limiter IL_VBATLIM IR_VBATLIM IM_VBATLIM 1 Internal PLL Clock Error Device in shutdown IR_PLL_CLK IM_PLL_CLK 1 Noise Gate Active IL_NGA - - - PVDDH - PVDDL Below Threshold IL_PVBT IR_PVBT IM_PVBT 0 Internal PVDDL LDO Under Voltage Device in shutdown IR_LDO_UV IM_LDO_UV 0 Thermal Detector Threshold 2 Device in shutdown IR_TDTH2 IM_TDTH2 0 Thermal Detector Threshold 1 IL_TDTH1 IR_TDTH1 IM_TDTH1 0 8.7 Power Sequencing Requirements There are no power sequencing requirements for order of rate of ramping up or down as long as SDZ pin is kept low. 8.8 Digital Input Pull Downs The I2S/TDM interface pins and the ICC pin have optional weak pull down resistors to prevent the pins from floating. Register bits DIN_PD[4:0] from are used to enable/disable pull downs. The pull downs are not enabled during Hardware Shutdown. 8.9 Register Map 8.9.1 Page = 0x00 Address = 0x00 [Reset = 00h] Bit Field Type Reset Description 7-0 PAGE[7:0] RW 0h Sets the device page. 00h = Page 0 01h = Page 1 ... FFh = Page 255 8.9.2 Page = 0x00 Address = 0x01 [Reset = 00h] Bit Field Type Reset Description 7-1 Reserved RW 0h Reserved 0 SW_RESET RW 0h Software reset 0b = De-asserted (default) 1b = Asserted 8.9.3 Page = 0x00 Address = 0x02 [Reset = 1Ah] Bit Field Type Reset Description 7 BOP_SRC RW 0h BOP input source and PVDD UVLO 0b = PVDDL input and PVDDH UVLO disabled (default) 1b = PVDDH input and PVDDH UVLO enabled. 6-5 Reserved RW 0h Reserved 4 ISNS_PD RW 1h Current Sense 0b = Active 1b = Powered down TAS2781 SLOSE86B – JULY 2022 – REVISED JULY 2023 www.ti.com 34 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: TAS2781 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
