công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MPL460AT-I/4LB bảng dữ liệu(PDF) 39 Page - Microchip Technology

tên linh kiện MPL460AT-I/4LB
Giải thích chi tiết về linh kiện  programmable modem designed for narrow-band Power Line Communication (PLC)
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MPL460AT-I/4LB bảng dữ liệu(HTML) 39 Page - Microchip Technology

Back Button MPL460AT-I/4LB Datasheet HTML 35Page - Microchip Technology MPL460AT-I/4LB Datasheet HTML 36Page - Microchip Technology MPL460AT-I/4LB Datasheet HTML 37Page - Microchip Technology MPL460AT-I/4LB Datasheet HTML 38Page - Microchip Technology MPL460AT-I/4LB Datasheet HTML 39Page - Microchip Technology MPL460AT-I/4LB Datasheet HTML 40Page - Microchip Technology MPL460AT-I/4LB Datasheet HTML 41Page - Microchip Technology MPL460AT-I/4LB Datasheet HTML 42Page - Microchip Technology MPL460AT-I/4LB Datasheet HTML 43Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 48 page
background image
PL460
Electrical Characteristics
 Data Sheet
© 2020-2023 Microchip Technology Inc. and its subsidiaries
DS60001666D - 39
11.8. Power On Considerations
The Power On procedure begins by driving the ENABLE pin high to activate the embedded voltage
regulator.
When the ENABLE pin is driven high, VDDCORE is activated once the ENABLE voltage reaches 1.6V.
The NRST pin must be tied to ‘0’ during power-on for a minimum of 2.5 ms after the VDDCORE is
activated.
Clock signals will begin operating approximately 290 μs after the NRST pin is released. Following
this, the external host CPU can access the bootloader logic to transfer the program and initiate
system operation.
Figure 11-2. Power On Timing Diagram for NRST (ENABLE With Pull-Up Resistor to VDDIN)
0
0,5
1
1,5
2
2,5
3
3,5
0
0,5
1
1,5
2
2,5
3
3,5
4
4,5
5
ENABLE
VDDCORE
NRST
2,5 ms
It is recommended to apply the PVDDAMP supply at least 2.5 ms after the ENABLE pin has stabilized.
Figure 11-3. Power On Timing Diagram for PVDDAMP (ENABLE With Pull-Up Resistor to VDDIN)
0
1
2
3
4
5
6
7
8
9
10
11
12
0
0,5
1
1,5
2
2,5
3
3,5
4
4,5
5
ENABLE
VDDCORE
PVDDAMP
2,5 ms
If these considerations about NRST and PVDDAMP cannot be met, Microchip strongly recommends
holding the NRST pin low as soon as possible at power on.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com