TMPR4937 datasheet(417/552 Pages) TOSHIBA

417 / 552 page

Chapter 14 AC-link Controller

14-11

Figures below show the format of DMA buffer for each type of DMA channel. #0, #1, … means the

sample’s sequential number for the AC-link slot. Subscript ‘L’ means lower 8-bit of each sample and

subscript ‘H’ means upper 8-bit.

Table 14.3.2 Front and Surround DMA Buffer Format in Little-endian Mode

Address offset

Left#0L

Left#0H

Right#0L

Right#0H

Left#1L

Left#1H

Right#1L

Right#1H

Left#2L

Left#2H

Right#2L

Right#2H

Table 14.3.3 Center, LFE, and Modem DMA Buffer Format in Little-endian Mode

Address offset

#0L

#0H

#1L

#1H

#2L

#2H

#3L

#3H

#4L

#4H

#5L

#5H

Table 14.3.4 Mic DMA Buffer Format in Little-endian Mode

Address offset

#0L

#0H

#1L

#1H

#2L

#2H

Table 14.3.5 Front and Surround DMA Buffer Format in Big-endian Mode

Address offset

Left#0H

Left#0L

Right#0H

Right#0L

Left#1H

Left#1L

Right#1H

Right#1L

Left#2H

Left#2L

Right#2H

Right#2L

Table 14.3.6 Center, LFE, and Modem DMA Buffer Format in Big-endian Mode

Address offset

#0H

#0L

#1H

#1L

#2H

#2L

#3H

#3L

#4H

#4L

#5H

#5L

Table 14.3.7 Mic DMA Buffer Format in Big-endian Mode

Address offset

#0H

#0L

#1H

#1L

#2H

#2L

TMPR4937 bảng dữ liệu(PDF) 417 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 417 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL