công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LPC55S2X bảng dữ liệu(PDF) 92 Page - NXP Semiconductors

tên linh kiện LPC55S2X
Giải thích chi tiết về linh kiện  32-bit Arm Cortex®-M33 microcontroller
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC55S2X bảng dữ liệu(HTML) 92 Page - NXP Semiconductors

Back Button LPC55S2X Datasheet HTML 88Page - NXP Semiconductors LPC55S2X Datasheet HTML 89Page - NXP Semiconductors LPC55S2X Datasheet HTML 90Page - NXP Semiconductors LPC55S2X Datasheet HTML 91Page - NXP Semiconductors LPC55S2X Datasheet HTML 92Page - NXP Semiconductors LPC55S2X Datasheet HTML 93Page - NXP Semiconductors LPC55S2X Datasheet HTML 94Page - NXP Semiconductors LPC55S2X Datasheet HTML 95Page - NXP Semiconductors LPC55S2X Datasheet HTML 96Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 132 page
background image
NXP Semiconductors
LPC55S2x/LPC552x
32-bit Arm Cortex®-M33 microcontroller
SCK (CPOL = 0)
MISO (CPHA = 1)
SSEL
MOSI (CPHA = 1)
Tcy(clk)
tDS
tDH
tv(Q)
DATA VALID (LSB)
DATA VALID
tv(Q)
SCK (CPOL = 1)
DATA VALID (LSB)
DATA VALID
MISO (CPHA = 0)
MOSI (CPHA = 0)
tDS
tDH
DATA VALID (MSB)
DATA VALID (MSB)
DATA VALID
DATA VALID (LSB)
DATA VALID (LSB)
tv(Q)
DATA VALID (MSB)
DATA VALID
tv(Q)
DATA VALID (MSB)
DATA VALID (MSB)
DATA VALID (MSB)
DATA VALID (MSB)
IDLE
IDLE
IDLE
IDLE
DATA VALID (MSB)
Figure 21. SPI slave timing
11.13 USART interface
The actual USART bit rate depends on the delays introduced by the external trace, the external device, system
clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum
supported bit rate for USART master and slave synchronous mode is 25 Mbit/s. Excluding delays introduced by
external device and PCB, the maximum supported bit rate for USART master and slave asynchronous mode is
10 Mbit/s.
Tamb = -40 °C to 105 °C; VDD = 1.8 V to 3.6 V; CL = 10 pF balanced loading on all pins; Input slew = 1 ns, SLEW setting =
fast-mode for all pins; Parameters sampled at the 50% level of the rising or falling edge.
Symbol Parameter
Conditions
Min
Typ
Max
Unit
USART master (in synchronous mode)
tsu(D)
data input set-up time
6
-
-
ns
th(D)
data input hold time
0
-
-
ns
tv(Q)
data output valid time
5
-
11
ns
USART slave (in synchronous mode)
tsu(D)
data input set-up time
6
-
-
ns
th(D)
data input hold time
0
-
-
ns
Table 37. USART dynamic characteristics[1]
LPC55S2X_LPC552X
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Data sheet
Rev. 2.3 — 29 August 2024
Document feedback
92 / 132



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com