LPC55S2X datasheet(84/132 Pages) NXP

84 / 132 page

NXP Semiconductors

LPC55S2x/LPC552x

32-bit Arm Cortex®-M33 microcontroller

11.4 Wake-up process

VBAT_PMU = VBAT_DCDC = VDD = 3.3 V;Tamb = 25 °C; using FRO as the system clock.

Symbol

Parameter

Conditions

Min

Typ[1][2]

Max Unit

From Sleep mode, 12 MHz, No PRIMASK

backup and restore.

[3][4]

4.0

μs

From Sleep mode, 96 MHz, No PRIMASK

backup and restore.

[3][4]

500

From Deep-sleep mode with full SRAM

retention.

[3]

μs

From Power-down mode with CPU retention

and 4 KB retained.

[3]

346

μs

twake

wake-up time

From deep power-down mode; 4KB

retained, RTC disabled; using RESET pin.

[5]

4.6

Table 27. Dynamic characteristic: Typical wake-up times from low power modes

[1]

Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2]

Compiler settings: IAR v8.40, High optimization.

[3]

The wake-up time measured is the time between when a GPIO input pin is triggered to wake the device up from the low power modes and from when a

GPIO output pin is set in the interrupt service routine (ISR) wake-up handler.

[4]

FRO enabled, all peripherals off.

[5]

RTC disabled. Wake-up from deep power-down causes the part to go through entire reset

process. The wake-up time measured is the time between when the RESET pin is triggered to wake the

device up and when a GPIO output pin is set in the reset handler. Wake-up time for non-secure mode.

11.5 FRO (12 MHz/96 MHz)

Tamb = -40 °C to +105 °C; 1.8 V ≤ VBAT_DCDC ≤ 3.6 V.

Symbol

Parameter

Conditions

Min

Typ[1]

Max

Unit

fosc(RC)

FRO clock frequency

11.76

12.24

MHz

fosc(RC)

FRO clock frequency

94.08

97.92

MHz

Table 28. Dynamic characteristic: FRO

[1]

Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

Tamb = 0 °C to +85 °C; 1.8 V ≤ VBAT_DCDC ≤ 3.6 V.

Symbol

Parameter

Conditions

Min

Typ[2]

Max

Unit

fosc(RC)

FRO clock frequency

11.88

12.12

MHz

fosc(RC)

FRO clock frequency

95.04

96.96

MHz

Table 29. Dynamic characteristic: FRO [1]

[1]

The +/- 1% accuracy specification applies to devices with date code 2041 (yyww) and onwards.

[2]

Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

LPC55S2X_LPC552X

All information provided in this document is subject to legal disclaimers.

Data sheet

Rev. 2.3 — 29 August 2024

Document feedback

84 / 132

LPC55S2X bảng dữ liệu(PDF) 84 Page - NXP Semiconductors

LPC55S2X bảng dữ liệu(HTML) 84 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL