PIC18F44J10-ESLASHML datasheet(173/358 Pages) MICROCHIP

173 / 358 page

Preliminary

DS39682C-page 171

PIC18F45J10 FAMILY

15.4.6.1

I2C Master Mode Operation

The master device generates all of the serial clock

pulses and the Start and Stop conditions. A transfer is

ended with a Stop condition or with a Repeated Start

condition. Since the Repeated Start condition is also

the beginning of the next serial transfer, the I2C bus will

not be released.

In Master Transmitter mode, serial data is output

through SDAx, while SCLx outputs the serial clock. The

first byte transmitted contains the slave address of the

receiving device (7 bits) and the Read/Write (R/W) bit.

In this case, the R/W bit will be logic ‘0’. Serial data is

transmitted 8 bits at a time. After each byte is transmit-

ted, an Acknowledge bit is received. Start and Stop

conditions are output to indicate the beginning and the

end of a serial transfer.

In Master Receive mode, the first byte transmitted

contains the slave address of the transmitting device

(7 bits) and the R/W bit. In this case, the R/W bit will be

logic ‘1’. Thus, the first byte transmitted is a 7-bit slave

address followed by a ‘1’ to indicate the receive bit.

Serial data is received via SDAx, while SCLx outputs

the serial clock. Serial data is received 8 bits at a time.

After each byte is received, an Acknowledge bit is

transmitted. Start and Stop conditions indicate the

beginning and end of transmission.

The Baud Rate Generator used for the SPI mode

operation is used to set the SCLx clock frequency for

either 100 kHz, 400 kHz or 1 MHz I2C operation. See

Section 15.4.7 “Baud Rate” for more detail.

A typical transmit sequence would go as follows:

The user generates a Start condition by setting

the Start Enable bit, SEN (SSPxCON2<0>).

SSPxIF is set. The MSSP module will wait the

required start time before any other operation

takes place.

The user loads the SSPxBUF with the slave

address to transmit.

Address is shifted out the SDAx pin until all 8 bits

are transmitted.

The MSSP module shifts in the ACK bit from the

slave device and writes its value into the

SSPxCON2 register (SSPxCON2<6>).

The MSSP module generates an interrupt at the

end of the ninth clock cycle by setting the

SSPxIF bit.

The user loads the SSPxBUF with eight bits of

data.

Data is shifted out the SDAx pin until all 8 bits

are transmitted.

The MSSP module shifts in the ACK bit from the

slave device and writes its value into the

SSPxCON2 register (SSPxCON2<6>).

10. The MSSP module generates an interrupt at the

end of the ninth clock cycle by setting the

SSPxIF bit.

11. The user generates a Stop condition by setting

the Stop Enable bit, PEN (SSPxCON2<2>).

12. Interrupt is generated once the Stop condition is

complete.

PIC18F44J10-E/ML bảng dữ liệu(PDF) 173 Page - Microchip Technology

PIC18F44J10-E/ML bảng dữ liệu(HTML) 173 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL