AMD-K6-2ESLASH233AMZ datasheet(154/332 Pages) AMD

154 / 332 page

136

Bus Cycles

Chapter 6

AMD-K6™-2E Processor Data Sheet

22529B/0—January 2000

Preliminary Information

Idle

The processor does not drive the system bus in the Idle state

and remains in this state until a new bus cycle is requested. The

processor enters this state off the clock edge on which the last

BRDY# of a cycle is sampled asserted during the following

conditions:

The processor is in the Data state

The processor is in the Data-NA# Requested state and no

internal pending cycle is requested

In addition, the processor is forced into this state when the

system logic asserts RESET or BOFF#. The transition to this

state occurs on the clock edge on which RESET or BOFF# is

sampled asserted.

Address

In this state, the processor drives ADS# to indicate the

beginning of a new bus cycle by validating the address and

control signals. The processor remains in this state for one clock

and unconditionally enters the Data state on the next clock

edge.

Data

In the Data state, the processor drives the data bus during a

write cycle or expects data to be returned during a read cycle.

The processor remains in this state until either NA# or the last

BRDY# is sampled asserted. If the last BRDY# is sampled

asserted or both the last BRDY# and NA# are sampled asserted

on the same clock edge, the processor enters the Idle state. If

NA# is sampled asserted first, the processor enters the

Data-NA# Requested state.

Data-NA# Requested

If the processor samples NA# asserted while in the Data state

and the current bus cycle is not completed (the last BRDY# is

not sampled asserted), it enters the Data-NA# Requested state.

The processor remains in this state until either the last BRDY#

is sampled asserted or an internal pending cycle is requested. If

the last BRDY# is sampled asserted before the processor drives

a new bus cycle, the processor enters the Idle state (no internal

pending cycle is requested) or the Address state (processor has

a internal pending cycle).

Pipeline Address

In this state, the processor drives ADS# to indicate the

beginning of a new bus cycle by validating the address and

control signals. In this state, the processor is still waiting for the

current bus cycle to be completed (until the last BRDY# is

AMD-K6-2E/233AMZ bảng dữ liệu(PDF) 154 Page - Advanced Micro Devices

AMD-K6-2E/233AMZ bảng dữ liệu(HTML) 154 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL