CC1110-RTR1 datasheet(120/203 Pages) TI

120 / 203 page

CC1110

CC1110 PRELIMINARY Datasheet (Rev. 1.01) SWRS033A

Page 120 of 202

ADCH (0xBB) – ADC Data High

Bit

Name

Reset

R/W

Description

7:0

ADC[13:6]

0x00

Most significant part of ADC conversion result.

ADCCON1 (0xB4) – ADC Control 1

Bit

Name

Reset

R/W

Description

EOC

End of conversion Cleared when both ADCH and ADCL has been

read. If a new conversion is completed before the previous data

has been read, the EOC bit will remain high.

conversion not complete

conversion completed

R/W1

Start conversion. Read as 1 until conversion has completed

no conversion in progress

start a conversion sequence if ADCCON1.STSEL = “11” and

no sequence is running.

5:4

STSEL[1:0]

R/W

Start select. Selects which event that will start a new conversion

sequence.

External trigger on P2_0 pin.

Full speed. Do not wait for triggers.

Timer1 channel1 output = 1

ADCCON1.ST = 1

3:2

RCTRL[1:0]

R/W

Controls the 16 bit random generator. When written “01” or “10”,

the setting will automatically return to “00” when operation has

completed.

Normal operation. (13x unrolling)

Clock the LFSR once (no unrolling).

Seeding from modulator.

NOTE:

The ADC must be running in order for the seeding to start.

Stopped. Random generator is turned off.

1:0

R/W

Reserved. Set to 11.

CC1110-RTR1 bảng dữ liệu(PDF) 120 Page - Texas Instruments

CC1110-RTR1 bảng dữ liệu(HTML) 120 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL