CC1110-RTR1 datasheet(33/203 Pages) TI

33 / 203 page

CC1110

CC1110 PRELIMINARY Datasheet (Rev. 1.01) SWRS033A

Page 33 of 202

program memory, 4 KB SRAM and hardware

registers) is described in section 12.3.2.

12.3.1 Memory Map

This section gives an overview of the memory

map.

The memory map showing how the different

physical memories are mapped into the CPU

memory spaces is given in

Figure 7 and Figure 8.

The memory differs from the standard 8051

memory map in two important aspects, as

described below.

First, in order to allow the DMA controller

access to all physical memory and thus allow

DMA transfers between these areas, all the

physical memories are mapped into a unified

XDATA memory space as shown in

Figure 7.

Secondly, the CODE memory space is

mapped so that all physical memory is

mapped to CODE space, by using a unified

mapping of the CODE memory space.

Details about the mapping of all 8051 memory

spaces are given in the next section.

CC2510 XDATA memory space

Physical memory

4 KB SRAM

Hardware radio

registers

XDATA memory space

DATA

memory space

8051 memory spaces

Non-volatile program memory

32 KB

0x0000

Hardware registers

Fast access RAM

0xFF00

Slow access RAM /

program memoryin RAM

0xF000

0xFFFF

0x0000

0x7FFF

0xFF

0x00

Hardware SFR

registers

0xFEFF

0xDF00

0xDF80

0xDFFF

32 KB Flash

0x0000

0xFFFF

0x7FFF

Unimplemented 55 KB

0x8000

0xDEFF

Unimplemented 1 KB

0xE000

0xEFFF

SFR

memory space

0xFF

0x80

Figure 7: CC1110 XDATA memory space

CC1110-RTR1 bảng dữ liệu(PDF) 33 Page - Texas Instruments

CC1110-RTR1 bảng dữ liệu(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL