CC1110-RTR1 datasheet(53/203 Pages) TI

53 / 203 page

CC1110

CC1110 PRELIMINARY Datasheet (Rev. 1.01) SWRS033A

Page 53 of 202

IRCON2 (0xE8) – Interrupt Flag 5

Bit

Name

Reset

R/W

Description

7:5

R/W

Not used

WDTIF – Watchdog timer interrupt flag.

Interrupt not pending

WDTIF

R/W

Interrupt pending

P1IF – Port 1 interrupt flag.

Interrupt not pending

P1IF

R/W

Interrupt pending

UTX1IF – USART1 TX interrupt flag.

Interrupt not pending

UTX1IF

R/W

Interrupt pending

UTX0IF – USART0 TX interrupt flag.

Interrupt not pending

UTX0IF

R/W

Interrupt pending

P2IF – Port2 interrupt flag.

Interrupt not pending

P2IF

R/W

Interrupt pending

12.7.3 Interrupt Priority

The interrupts are grouped into six interrupt

priority groups and the priority for each group

is set by the registers IP0 and IP1. In order to

assign a higher priority to an interrupt, i.e. to its

interrupt group, the corresponding bits in IP0

and IP1 must be set as shown in Table 30 on

page 54.

The interrupt priority groups with assigned

interrupt sources are shown in Table 31. Each

group is assigned one of four priority levels.

While an interrupt service request is in

progress, it cannot be interrupted by a lower or

same level interrupt.

In the case when interrupt requests of the

same

priority

level

are

received

simultaneously, the polling sequence shown in

Table 32 is used to resolve the priority of each

request.

CC1110-RTR1 bảng dữ liệu(PDF) 53 Page - Texas Instruments

CC1110-RTR1 bảng dữ liệu(HTML) 53 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL