WM8510GEDSSLASHV datasheet(61/81 Pages) WOLFSON

61 / 81 page

Pre-Production

WM8510

PD Rev 4.1 December 2006

VMID

The analogue circuitry will not work when VMID is disabled (VMIDSEL[1:0] = 00b). The impedance of

the VMID resistor string, together with the decoupling capacitor on the VMID pin will determine the

startup time of the VMID circuit.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

management 1

1:0

VMIDSEL

Reference string impedance to VMID pin

(determines startup time):

00=off (open circuit)

01=75kΩ

10=300kΩ

11=2.5kΩ (for fastest startup)

Table 54 VMID Impedance Control

BIASEN

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

management 1

BIASEN

Analogue amplifier bias control

0=Disabled

1=Enabled

Table 55 BIASEN Control

ESTIMATED SUPPLY CURRENTS

When either the DAC or ADC are enabled it is estimated that approximately 4mA will be drawn from

DCVDD when DCVDD=1.8V and fs=48kHz (This will be lower at lower sample rates). When the PLL

is enabled an additional 700 microamps will be drawn from DCVDD.

Table 45 shows the estimated 3.3V AVDD current drawn by various circuits, by register bit.

AVDD CURRENT (MILLIAMPS)

BUFDCOPEN

0.1

MONOEN

0.2

PLLEN

1.4 (with clocks applied)

MICBEN

0.5

BIASEN

0.3

BUFIOEN

0.1

VMIDSEL

10K=>0.3, less than 0.1 for 100k/500k

BOOSTEN

0.2

INPPGAEN

0.2

ADCEN

x64 (ADCOSR=0)=>2.6, x128 (ADCOSR=1)=>4.9

MONOEN

0.2

SPKPEN

1mA from SPKVDD + 0.2mA from AVDD in 5V mode

SPKNEN

1mA from SPKVDD + 0.2mA from AVDD in 5V mode

MONOMIXEN

0.2

SPKMIXEN

0.2

DACEN

x64 (DACOSR=0)=>1.8, x128(DACOSR=1)=>1.9

Table 56 AVDD Supply Current

WM8510GEDS/V bảng dữ liệu(PDF) 61 Page - Wolfson Microelectronics plc

WM8510GEDS/V bảng dữ liệu(HTML) 61 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL