WM8510GEDSSLASHV datasheet(53/81 Pages) WOLFSON

tên linh kiện	WM8510GEDS/V

Giải thích chi tiết về linh kiện	Mono CODEC with Speaker Driver

PDF	81 Pages

Scroll/Zoom	100%

nhà sản xuất	WOLFSON [Wolfson Microelectronics plc]

Trang chủ	http://www.wolfsonmicro.com

Logo

53 / 81 page

Pre-Production

WM8510

PD Rev 4.1 December 2006

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Additional

control

3:1

000

Approximate sample rate (configures the

coefficients for the internal digital filters):

000=48kHz

001=32kHz

010=24kHz

011=16kHz

100=12kHz

101=8kHz

110-111=reserved

Table 45 Sample Rate Control

MASTER CLOCK AND PHASE LOCKED LOOP (PLL)

The WM8510 has an on-chip phase-locked loop (PLL) circuit that can be used to:

Generate master clocks for the WM8510 audio functions from another external clock, e.g. in

telecoms applications.

Generate and output (on pin CSB/GPIO) a clock for another part of the system that is derived from

an existing audio master clock.

Figure 31 shows the PLL and internal clocking arrangement on the WM8510.

The PLL can be enabled or disabled by the PLLEN register bit.

Note: In order to minimise current consumption, the PLL is disabled when the VMIDSEL[1:0] bits are

set to 00b. VMIDSEL[1:0] must be set to a value other than 00b to enable the PLL.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

management 1

PLLEN

PLL enable

0=PLL off

1=PLL on

Table 46 PLLEN Control Bit

Figure 31 PLL and Clock Select Circuit

WM8510GEDS/V bảng dữ liệu(PDF) 53 Page - Wolfson Microelectronics plc

WM8510GEDS/V bảng dữ liệu(HTML) 53 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL