WM8510GEDSSLASHV datasheet(60/81 Pages) WOLFSON

60 / 81 page

WM8510

Production Data

PD Rev 4.1 December 2006

SYMBOL

MIN

TYPICAL

MAX

UNIT

tline_midrail_on

500

tline_midrail_off

thp_midrail_on

500

thp__midrail_off

tdacint

2/fs

n/fs

Table 52 Typical POR Operation (typical values, not tested)

Notes:

The lineout charge time, tline_midrail_on, is mainly determined by the VMID pin charge time. This

time is dependent upon the value of VMID decoupling capacitor and VMID pin input resistance

and AVDD power supply rise time. The values above were measured using a 4.7µF capacitor.

It is not advisable to allow DACDAT data input during initialisation of the DAC. If the DAC data

value is not zero at point of initialisation, then this is likely to cause a pop noise on the analogue

outputs. The same is also true if the DACDAT is removed at a non-zero value, and no mute

function has been applied to the signal beforehand.

The lineout discharge time, tline_midrail_off, is dependent upon the value of the lineout coupling

capacitor and the leakage resistance path to ground. The values above were measured using a

10µF output capacitor.

The headphone charge time, thp_midrail_on, is dependent upon the value of VMID decoupling

capacitor and VMID pin input resistance and AVDD power supply rise time. The values above

were measured using a 4.7µF VMID decoupling capacitor.

The headphone discharge time, thp_midrail_off, is dependent upon the value of the headphone

coupling capacitor and the leakage resistance path to ground. The values above were

measured using a 100µF capacitor.

The VMIDSEL and BIASEN bits must be set to enable analogue output midrail voltage and for

normal DAC operation.

POWER MANAGEMENT

SAVING POWER BY REDUCING OVERSAMPLING RATE

The default mode of operation of the ADC and DAC digital filters is in 64x oversampling mode. Under

the control of ADCOSR and DACOSR the oversampling rate may be doubled. 64x oversampling

results in a slight decrease in noise performance compared to 128x but lowers the power

consumption of the device.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R10

DAC control

DACOSR128

DAC oversample rate select

0 = 64x (lowest power)

1 = 128x (best SNR)

R14

ADC control

ADCOSR128

ADC oversample rate select

0 = 64x (lowest power)

1 = 128x (best SNR)

Table 53 ADC and DAC Oversampling Rate Selection

WM8510GEDS/V bảng dữ liệu(PDF) 60 Page - Wolfson Microelectronics plc

WM8510GEDS/V bảng dữ liệu(HTML) 60 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL