WM8510GEDSSLASHV datasheet(50/81 Pages) WOLFSON

50 / 81 page

WM8510

Production Data

PD Rev 4.1 December 2006

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Sets the chip to be master over FRAME

and BCLK

0=BCLK and FRAME clock are inputs

1=BCLK and FRAME clock are outputs

generated by the WM8510 (MASTER)

4:2

BCLKDIV

000

Configures the BCLK and FRAME

output frequency, for use when the chip

is master over BCLK.

000=divide by 1 (BCLK=MCLK)

001=divide by 2 (BCLK=MCLK/2)

010=divide by 4

011=divide by 8

100=divide by 16

101=divide by 32

110=reserved

111=reserved

7:5

MCLKDIV

010

Sets the scaling for either the MCLK or

PLL clock output (under control of

CLKSEL)

000=divide by 1

001=divide by 1.5

010=divide by 2

011=divide by 3

100=divide by 4

101=divide by 6

110=divide by 8

111=divide by 12

Clock

generation

control

CLKSEL

Controls the source of the clock for all

internal operation:

0=MCLK

1=PLL output

Table 42 Clock Control

LOOPBACK

Setting the LOOPBACK register bit enables digital loopback. When this bit is set the output data

from the ADC audio interface is fed directly into the DAC data input.

COMPANDING

The WM8510 supports A-law and

µ-law companding on both transmit (ADC) and receive (DAC)

sides. Companding can be enabled on the DAC or ADC audio interfaces by writing the appropriate

value to the DAC_COMP or ADC_COMP register bits respectively.

WM8510GEDS/V bảng dữ liệu(PDF) 50 Page - Wolfson Microelectronics plc

WM8510GEDS/V bảng dữ liệu(HTML) 50 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL