HC705E5GRSSLASHD datasheet(42/148 Pages) NXP

42 / 148 page

Resets

General Release Specification

MC68HC705E5 — Rev. 1.0

Resets

5.3 External Reset (RESET)

The RESET pin is the only external source of a reset. This pin is

connected to a Schmitt trigger input gate to provide an upper and lower

threshold voltage separated by a minimum amount of hysteresis. This

external reset occurs whenever the RESET pin is pulled below the lower

threshold and remains in reset until the RESET pin rises above the

upper threshold. This active-low input will generate the RST signal and

reset the CPU and peripherals. The only reset sources that can alter the

MCU’s operating mode are termination of the external reset input or the

internal computer operating properly (COP) watchdog reset.

NOTE:

Activation of the RST signal is generally referred to as a reset of the

device, unless otherwise specified.

Figure 5-1. Reset Block Diagram

CPU

LATCH

RESET

COP WATCHDOG

(COPR)

RST

OSC

DATA

ADDRESS

PH2

TO OTHER

PERIPHERALS

IRQ/VTST

MODE

SELECT

TO IRQ

LOGIC

LATCH

POWER-ON RESET

(POR)

VDD

ILLEGAL ADDRESS

(ILLADDR)

ADDRESS

PH2

CLOCKED

ONE-SHOT

(PULSE WIDTH = 3xE-CLK)

DISABLED STOP

INSTRUCTION

STOPEN

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705E5GRS/D bảng dữ liệu(PDF) 42 Page - NXP Semiconductors

HC705E5GRS/D bảng dữ liệu(HTML) 42 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL