HC705E5GRSSLASHD datasheet(20/148 Pages) NXP

20 / 148 page

General Description

General Release Specification

MC68HC705E5 — Rev. 1.0

General Description

1.4 Mask Options

The M68HC705E5 has these four mask options which are handled with

five EPROM bits (MOR).

1. STOP instruction (enable/disable)

2. IRQ (edge-sensitive only or edge- and level-sensitive)

3. COP watchdog timer (enable/disable)

4. CPI Rate (1 second, 0.5 second, or 0.25 second)

ROM versions of this device will have these options programmed by the

factory. Refer to 13.5 Mask Option Register for additional information

NOTE:

A line over a signal name indicates an active low signal. For example,

RESET is active low.

1.5 Functional Pin Description

Figure 1-2 shows the single-chip mode pinout for the MC68HC705E5.

Refer to the following subsections for a description of the pins.

Figure 1-2. Single-Chip Mode Pinout

PA2

PA3

PA4

PA5

PA6

PA7

PC0

PC1

PC2

PC3

OSC1

OSC2

PB7/SCL

PB6/SDA

PB4/SCK

PB3/TIPL

PB2

PB1

PB0

VDD

VSS

PB5/SDIO

XFC

VDDSYN

PA0

PA1

IRQ

RESET

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705E5GRS/D bảng dữ liệu(PDF) 20 Page - NXP Semiconductors

HC705E5GRS/D bảng dữ liệu(HTML) 20 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL