SPC572LX datasheet(63/112 Pages) STMICROELECTRONICS

63 / 112 page

DocID027866 Rev 5

63/112

SPC572Lx

Electrical characteristics

111

3.15.1

Power management integration

Refer to the integration scheme provided below to ensure correct functionality of the device.

Figure 18. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance (CREGn) to be connected to the

device in order to provide a stable low voltage digital supply to the device. Capacitances

should be placed on the board as near as possible to the associated pins. Care should also

be taken to limit the serial inductance of the board to less than 5 nH.

A decoupling capacitor must be placed between each VDD_LV supply pin and VSS ground

plane to ensure stable voltage. The capacitor should be placed as near as possible to the

VDD_LV supply pin.

3.15.2

Main voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply

VDD_LV from the high voltage ballast supply VDD_BV_PMC. The regulator itself is supplied by

VDD_HV_PMC.

Note:

Both HV supplies, VDD_HV_PMC and VDD_BV_PMC, are shorted with VDD_HV_IO supply at

package level.

DEVICE

VSS

VDD_HV_IO

VDD_LV

CDECHV

VSS

VDD_LV

CDECREG2

DEVICE

VDD_HV_IO_MAIN

VDD_LVn

VREF

VDD_HV_PMC

Voltage

VSS

VDD_LV

(LV_COR)

CREG

(LV_COR)

VDD_HV_PMC

CDECBV

(regulator supply decoupling)

Regulator

VSS

SPC572LX bảng dữ liệu(PDF) 63 Page - STMicroelectronics

SPC572LX bảng dữ liệu(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL