| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STM32H723VG bảng dữ liệu(PDF) 170 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H723VG bảng dữ liệu(HTML) 170 Page - STMicroelectronics |
|
170 / 227 page ![]() Electrical characteristics STM32H723xE/G 170/227 DS13313 Rev 2 6.3.23 DAC characteristics 1. Guaranteed by characterization for BGA packages. The maximum values are preliminary data. The values for LQFP packages may be different. 2. ADC DC accuracy values are measured after internal calibration in Continuous and Discontinuous mode. 3. TBD stands for “to be defined”. Table 85. DAC characteristics(1) Symbol Parameter Conditions Min Typ Max Unit VDDA Analog supply voltage - 1.8 3.3 3.6 V VREF+ Positive reference voltage - 1.80 - VDDA VREF- Negative reference voltage -- VSSA - RL Resistive Load DAC output buffer ON connected to VSSA 5- - kΩ connected to VDDA 25 - - RO Output Impedance DAC output buffer OFF 10.3 13 16 RBON Output impedance sample and hold mode, output buffer ON DAC output buffer ON VDD = 2.7 V - - 1.6 kΩ VDD = 2.0 V - - 2.6 RBOFF Output impedance sample and hold mode, output buffer OFF DAC output buffer OFF VDD = 2.7 V - - 17.8 kΩ VDD = 2.0 V - - 18.7 CL Capacitive Load DAC output buffer OFF - - 50 pF CSH Sample and Hold mode - 0.1 1 µF VDAC_OUT Voltage on DAC_OUT output DAC output buffer ON 0.2 - VDDA −0.2 V DAC output buffer OFF 0 - VREF+ tSETTLING Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches the final value of ±0.5LSB, ±1LSB, ±2LSB, ±4LSB, ±8LSB) Normal mode, DAC output buffer ON, CL ≤ 50 pF, RL ≥ 5 ㏀ ±0.5 LSB - 2.05 3 µs ±1 LSB - 1.97 2.87 ±2 LSB - 1.67 2.84 ±4 LSB - 1.66 2.78 ±8 LSB - 1.65 2.7 Normal mode, DAC output buffer OFF, ±1LSB CL=10 pF -1.7 2 tWAKEUP(2) Wakeup time from off state (setting the ENx bit in the DAC Control register) until the final value of ±1LSB is reached Normal mode, DAC output buffer ON, CL ≤ 50 pF, RL = 5 ㏀ -5 7.5 µs Normal mode, DAC output buffer OFF, CL ≤ 10 pF 25 PSRR DC VDDA supply rejection ratio Normal mode, DAC output buffer ON, CL ≤ 50 pF, RL = 5 ㏀ - −80 −28 dB |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |