SSD1963QL9R datasheet(74/93 Pages) ETC2

74 / 93 page

Solomon Systech

Jan 2010

P 74/93

Rev 1.1

SSD1963

Before enabling PLL, the PLL setting (“0xE2”) have to be configured first. After PLL enabled for 100us, can start to

lock PLL. SSD1963 needed to switch to PLL output as system clock after PLL is locked. The following is the program

sequence.

WRITE COMMAND “0xE0”

WRITE DATA “0x01”

Wait 100us to let the PLL stable

WRITE COMMAND “0xE0”

WRITE DATA “0x03”

WRITE COMMAND “0x01”

* Note : SSD1963 is operating under reference clock before PLL is locked, registers cannot be set faster than half of the

reference clock frequency. For instance, SSD1963 with a 10MHz reference clock is not allowed to be programmed

higher than 5M words/s.

9.68 set_pll_mn

Command

0xE2

Parameters

D/C

Hex

Command

Parameter 1

Parameter 2

Parameter 3

Description

Set the MN of PLL

M[7:0] : Multiplier (M) of PLL. (POR = 00101101)

N[3:0] : Divider (N) of PLL. (POR = 0011)

C[2] : Effectuate MN value (POR = 0)

Ignore the multiplier (N) and divider (N) values

Effectuate the multiplier and divider value

VCO = Reference input clock x (M + 1)

PLL frequency = VCO / (N + 1)

* Note : 250MHz < VCO < 800MHz

For a 10MHz reference clock to obtain 100MHz PLL frequency, user cannot program M = 19 and N = 1. The setting in

this situation is setting M=29 and N=2, where 10 x 30 / 3 = 100MHz.

WRITE COMMAND “0xE2”

WRITE DATA “0x1D”

(M=29)

WRITE DATA “0x02”

(N=2)

WRITE DATA “0x54” (Dummy Byte)

SSD1963QL9R bảng dữ liệu(PDF) 74 Page - List of Unclassifed Manufacturers

SSD1963QL9R bảng dữ liệu(HTML) 74 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

bảng dữ liệu tải về

Link URL