DSP56857 datasheet(554/662 Pages) FREESCALE

554 / 662 page

Application:

Date:

Programmer:

Sheet

5685X Digital Signal Controller User Manual, Rev. 4

B-52

Freescale Semiconductor

8 of 8

DMA

DMA Transfer Control Register (DMATC) continued

Bits

Name

Description

8 - 4

PERIPH SEL

PERIPHERAL SELECT

This bit field selects on of 31 possible DMA peripherals. When the field is equal to 0, operation

begins upon enabling DMA operation. When a peripheral-to-peripheral DMA transfer is desired,

this field should be set to the slower of the two peripherals thereby preventing data overruns.

3 - 2

SS/M

Source Sign/Magnitude

This bit field determines how the DMA Source Address Register gets changed after each DMA

read operation.

Do not change the address register

Increment the address register by data size amount after each read

Decrement the address register by data size amount after each read

1 - 0

DS/M

Destination Sign/Magnitude

This bit field determines how the DMA Destination Address Register gets changed after each

DMA write operation.

Do not change the address register

Increment the address register by data size amount after each read

Decrement the address register by data size amount after each read

denotes Reserved Bits

DMA Transfer

Control Register

(DMATC)

Base + $0

Bits

Read

DMA_ON INTR_ON

INTR_PEND DATA_SIZE

PERIPH SEL

SS/M

DS/M

Write

Reset

00000

DSP56857 bảng dữ liệu(PDF) 554 Page - Freescale Semiconductor, Inc

DSP56857 bảng dữ liệu(HTML) 554 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL