| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DSP56857 bảng dữ liệu(PDF) 353 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 bảng dữ liệu(HTML) 353 Page - Freescale Semiconductor, Inc |
|
353 / 662 page ![]() Register Descriptions (ESSI0_BASE = $1FFE20, ESSI1_BASE = $1FFE00) Enhanced Synchronous Serial Interface (ESSI), Rev. 4 Freescale Semiconductor 12-53 12.8.12 Time Slot Register (STSR) This register is used when data is not to be transmitted in an available transmit time slot, determined by the TSM registers. For the purposes of timing, the Time Slot register is a write-only register behaving like an alternate transmit data register, except instead of transmitting data, the STD pin signal is tri-stated. Using this register is important in avoiding overflow/underflow during inactive time slots. Figure 12-27. ESSI Time Slot Register (STSR) See Programmer’s Sheet on Appendix page B - 79 Table 12-18. Chip Clock Rates as a Function of ESSI Bit Clock Frequency and Prescale Modulus Frame Rate Words/Frame (DC+1) Bits/ Word Bit Clock Rate (Hz) PM PSR FIX_CLK Rate DIV4DIS IP_CLK Rate1 1. Shaded cells denote configuration where the required clock rate is higher than the chip specification can support. SYS_CLK Rate2 2. IP_CLK is 1/2 the SYS_CLK rate. 8000 32 8 2,048,000 6 0 57,344,000 1 57,344,000 114,688,000 8000 32 8 2,048,000 7 0 65,536,000 1 65,536,000 131,072,000 8000 24 8 1,536,000 8 0 55,296,000 1 55,296,000 110,592,000 8000 24 8 1,536,000 9 0 61,440,000 1 61,440,000 125,880,000 8000 2 10 160,000 10 1 56,320,000 1 56,320,000 112,640,000 8000 2 10 160,000 11 1 61,440,000 1 61,440,000 122,880,000 8000 2 10 160,000 22 0 14,720,000 0 58,880,000 117,760,000 8000 2 10 160,000 92 0 59,520,000 1 59,520,000 119,040,000 8000 2 10 160,000 93 0 60,160,000 1 60,160,000 120,320,000 8000 2 12 192,000 8 1 55,296,000 1 55,296,000 110,592,000 8000 2 12 192,000 9 1 61,440,000 1 61,440,000 122,880,000 8000 2 12 192,000 18 0 14,593,000 0 58,368,000 116,736,000 8000 2 12 192,000 77 0 59,904,000 1 59,904,000 119,808,000 8000 2 12 192,000 78 0 60,672,000 1 60,672,000 120,344,000 8000 2 16 256,000 6 1 57,344,000 1 57,344,000 114,688,000 8000 2 16 256,000 7 1 65,536,000 1 65,536,000 131,072,000 8000 2 16 256,000 13 0 14,336,000 0 57,344,000 116,736,000 8000 2 16 256,000 57 0 59,904,000 1 59,904,000 118,784,000 8000 2 16 256,000 58 0 60,416,000 1 60,416,000 120,832,000 Base + $A 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Read Write DUMMY REGISTER WRITTEN DURING INACTIVE TIME SLOTS (NETWORK MODE) Reset x x x x x x x x x x x x x x x x |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |