công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

DSP56857 bảng dữ liệu(PDF) 215 Page - Freescale Semiconductor, Inc

tên linh kiện DSP56857
Giải thích chi tiết về linh kiện  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 bảng dữ liệu(HTML) 215 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 211Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 212Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 213Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 214Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 215Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 216Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 217Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 218Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 219Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 215 / 662 page
background image
Interrupts
Overview, Rev. 4
Freescale Semiconductor
8-37
this newly requested interrupt. The core will latch IPIC_LEVEL and it will be driven back to the
Interrupt Controller as new values on the SR_REG[9:8] pins.
When the 56800E core recognizes the assertion of the interrupt pin, it will deassert PIC_EN
which tells the Interrupt Controller to drive VAB with the address corresponding to the highest
priority interrupt request in order to start the interrupt service routine. When the 56800E core
asserts the IACK signal, the Interrupt Controller will deassert the interrupt signal to the core. The
controller will not reassert the interrupt signal until PIC_EN is asserted by the 56800E core.
Figure 8-26. Interrupt Handshake Timing
8.11.2 Interrupt Nesting
Interrupt exceptions may be nested to allow an IRQ of higher priority than the current exception
to be serviced. The following tables define the nesting requirements for each priority level.
Table 8-4. Interrupt Mask Bit Definition
SR
SR
Exceptions
Permitted
Exceptions
Masked
0
0
Priorities 0, 1, 2, 3
None
0
1
Priorities 1, 2, 3
Priority 0
1
0
Priorities 2,3
Priorities 0, 1
1
1
Priority 3
Priorities 0, 1, 2
VAB
CLK
INT
PIC_EN
SR_REG[9:8]
00
01
IACK
IPIC_LEVEL
00
01
01
00
01
v0
v0
IRQ_B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com