MB91460C datasheet(27/106 Pages) CYPRESS

27 / 106 page

Document Number: 002-04609 Rev. *A

Page 27 of 106

MB91460C Series

8.4.3 CCR (Condition Code Register)

SV : Supervisor flag

: Stack flag

: Interrupt enable flag

N : Negative enable flag

: Zero flag

: Overflow flag

C : Carry flag

8.4.4 SCR (System Condition Register)

Flag for step division (D1, D0)

This flag stores interim data during execution of step division.

Step trace trap flag (T)

This flag indicates whether the step trace trap is enabled or disabled.

The step trace trap function is used by emulators. When an emulator is in use, it cannot be used in execution of user programs.

8.4.5 ILM (Interrupt Level Mask register)

This register stores interrupt level mask values, and the values stored in ILM4 to ILM0 are used for level masking.

The register is initialized to value “01111B” at reset.

8.4.6 PC (Program Counter)

The program counter indicates the address of the instruction that is being executed.

The initial value at reset is undefined.

- 000XXXXB

bit 0

bit 1

bit 2

bit 3

bit 4

bit 5

bit 6

bit 7

Initial value

bit 10

bit 8

bit 9

XX0B

Initial value

bit 18

bit 16

bit 17

ILM2 ILM1 ILM0

01111B

ILM3

ILM4

bit 20 bit 19

Initial value

bit 0

bit 31

XXXXXXXXH

Initial value

MB91460C bảng dữ liệu(PDF) 27 Page - Cypress Semiconductor

MB91460C bảng dữ liệu(HTML) 27 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL