công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LPC47M182 bảng dữ liệu(PDF) 49 Page - SMSC Corporation

tên linh kiện LPC47M182
Giải thích chi tiết về linh kiện  ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SMSC [SMSC Corporation]
Trang chủ  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M182 bảng dữ liệu(HTML) 49 Page - SMSC Corporation

Back Button LPC47M182 Datasheet HTML 45Page - SMSC Corporation LPC47M182 Datasheet HTML 46Page - SMSC Corporation LPC47M182 Datasheet HTML 47Page - SMSC Corporation LPC47M182 Datasheet HTML 48Page - SMSC Corporation LPC47M182 Datasheet HTML 49Page - SMSC Corporation LPC47M182 Datasheet HTML 50Page - SMSC Corporation LPC47M182 Datasheet HTML 51Page - SMSC Corporation LPC47M182 Datasheet HTML 52Page - SMSC Corporation LPC47M182 Datasheet HTML 53Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 223 page
background image
Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
SMSC LPC47M182
49
Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)
DATASHEET
6.4.10 DIGITAL INPUT REGISTER (DIR)
Address 3F7 READ ONLY
This register is read-only in all modes.
PC-AT Mode
7
6
5
4
3
2
1
0
DSK
CHG
0
0
0
0
0
0
0
RESET
COND.
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
BIT 0 – 6 UNDEFINED
The data bus outputs D0 – 6 are read as ‘0’.
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the
value programmed in the Force Disk Change Register. The register is located in the Power Control Logical
Device (when LD_NUM=0) or Runtime Register Block Logical Device (when LD_NUM=1)at offset 0x18.
PS/2 Mode
7
6
5
4
3
2
1
0
DSK
CHG
1
1
1
1
DRATE
SEL1
DRATE
SEL0
nHIGH
DENS
RESET
COND.
N/A
N/A
N/A
N/A
N/A
N/A
N/A
1
BIT 0 nHIGH DENS
This bit is low whenever the 500 Kbps or 1 Mbps data rates are selected, and high when 250 Kbps and
300 Kbps are selected.
BITS 1 – 2 DATA RATE SELECT
These bits control the data rate of the floppy controller. See Table 6.8 for the settings corresponding to the
individual data rates. The data rate select bits are unaffected by a software reset, and are set to 250
Kbps after a hardware reset.
BITS 3 – 6 UNDEFINED
Always read as a logic “1”
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the
value programmed in the Force Disk Change Register. This register is located in the Power Control
Logical Device (when LD_NUM=0) or Runtime Register Block Logical Device (when LD_NUM=1)at offset
0x18.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com