MC68HC908AP16CFB datasheet(148/440 Pages) MOTOROLA

148 / 440 page

System Integration Module (SIM)

Data Sheet

MC68HC908AP Family — Rev. 2.5

148

MOTOROLA

A break interrupt during stop mode sets the SIM break stop/wait bit

(SBSW) in the SIM break status register (SBSR).

The SIM counter is held in reset from the execution of the STOP

instruction until the beginning of stop recovery. It is then used to time the

recovery period. Figure 9-18 shows stop mode entry timing.

NOTE:

To minimize stop current, all pins configured as inputs should be driven

to a logic 1 or logic 0.

Figure 9-18. Stop Mode Entry Timing

Figure 9-19. Stop Mode Recovery from Interrupt or Break

9.7 SIM Registers

The SIM has three memory-mapped registers:

•

SIM Break Status Register (SBSR) — $FE00

•

SIM Reset Status Register (SRSR) — $FE01

•

SIM Break Flag Control Register (SBFCR) — $FE03

STOP ADDR + 1

SAME

IAB

IDB

PREVIOUS DATA

NEXT OPCODE

SAME

STOP ADDR

SAME

R/W

CPUSTOP

NOTE: Previous data can be operand data or the STOP opcode, depending on the last

instruction.

ICLK

INT/BREAK

IAB

STOP + 2

SP – 1

SP – 2

SP – 3

STOP +1

STOP RECOVERY PERIOD

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68HC908AP16CFB bảng dữ liệu(PDF) 148 Page - Motorola, Inc

MC68HC908AP16CFB bảng dữ liệu(HTML) 148 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL