WM8232 datasheet(12/141 Pages) CIRRUS

12 / 141 page

WM8232

Rev 4.6

SIGNAL TIMING REQUIREMENTS

SERIAL CONTROL INTERFACE

SDO

(output)

tDL

SEN

(input)

SCK

(input)

SDI

(input)

tCSU

tSCH

tSCL

tSCY

tDHO

tDSU

tCHO

Figure 3 Serial Interface Timing

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNITS

SEN falling edge to SCK rising edge

tCSU

SCK falling edge to SEN rising edge

tCHO

SCK pulse cycle time

tSCY

83.3

SCK pulse width low

tSCL

SCK pulse width high

tSCH

SDI to SCK set-up time

tDSU

SDI to SCK hold time

tDHO

SCK falling edge to SDO transition

tDL

The internal control registers are programmable via the serial digital control interface. The register

contents can be read back via the serial interface on pin SDO.

It is recommended that a software reset is carried out after the power-up sequence, before writing to

any other register. This ensures that all registers are set to their default values.

DEVICE IDENTIFICATION

Up to 4 WM8232 devices can share a common set of serial interface pins. Each device on the

common interface bus must be given a different device ID. The device ID is set by the input pin

DSLCT2 and DSLCT1 as shown in Table 2.

DSLCT2

DSLCT1

DEVICE ID

(ID[1:0])

Table 2 Device Identification

WM8232 bảng dữ liệu(PDF) 12 Page - Cirrus Logic

WM8232 bảng dữ liệu(HTML) 12 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL