công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WM8232 bảng dữ liệu(PDF) 54 Page - Cirrus Logic

tên linh kiện WM8232
Giải thích chi tiết về linh kiện  105MSPS 3-Channel AFE with Sensor
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8232 bảng dữ liệu(HTML) 54 Page - Cirrus Logic

Back Button WM8232 Datasheet HTML 50Page - Cirrus Logic WM8232 Datasheet HTML 51Page - Cirrus Logic WM8232 Datasheet HTML 52Page - Cirrus Logic WM8232 Datasheet HTML 53Page - Cirrus Logic WM8232 Datasheet HTML 54Page - Cirrus Logic WM8232 Datasheet HTML 55Page - Cirrus Logic WM8232 Datasheet HTML 56Page - Cirrus Logic WM8232 Datasheet HTML 57Page - Cirrus Logic WM8232 Datasheet HTML 58Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 141 page
background image
WM8232
54
Rev 4.6
VRLC CONFIGURATION
VRLC configuration is the setting for VRLC voltage, which is used for input signal clamp voltage at line
clamp operation. The VRLC voltage is also used as the reference level of non-CDS (S/H) operation.
See
“Reset Level Clamping (RLC)” section and “CDS/Non-CDS Processing” section for details of
configuring this register.
0x06[4:0] VRLC_VSEL
VRLC output voltage
configuration
0x04[7] VRLC_TOP_SEL
VRLC output range
configuration
VRLC configuration
0x06[7]
VRLCEN=0
VRLC disabled
(External VRLC operation)
VRLC
configuration
0x06[7]
VRLCEN=1
Figure 43 VRLC Configuration
OFFSET DAC CONFIGURATION
The offset DAC is used for black level offset compensation. WM8232 has BLC function to calibrate
black level. In this mode, the offset DAC will be configured automatically. When this function is not
needed, the offset DAC can be configured manually. See
“Overall Signal Flow Summary” section for
details of offset DAC configuration, and see
“BLC Scenarios of Operation” for details of BLC sequence.
Offset DAC configuration
Offset DAC
configuration
BLC
configuration
0x24~0x2C DACIN*
Using BLC function
Yes
No
Figure 44 Offset DAC Configuration
BLC Configuration
TG enabled: This must be enabled when AGC function is used.
BLC start pixel configuration: This is start pixel configuration for BLC.
BLC period configuration: BLC will operate while this period from BLC start pixel.
BLC target level configuration: This is configuration for the target level of black pixel.
Coarse adjust configuration:
CADUR: This is the coarse adjust iteration setting during BLC period.
CA_EVERYLINE: When this register set, coarse adjust will operate on every line.
Fine adjust configuration: This is configuration for Coarse adjust iteration.
FA_EN: When this register set, fine adjust will operate during BLC period.
FA_EVERYLINE: When this register set, fine adjust will operate on every line.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com