ST7MC1K2 datasheet(170/371 Pages) STMICROELECTRONICS

170 / 371 page

Obsolete

Product(s)

- Obsolete

Product(s)

On-chip peripherals

ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto

170/371

Table 68.

SCISR register description(1)

Bit Name

Function

TDRE

Transmit data register empty

This bit is set by hardware when the content of the TDR register has been transferred

into the shift register. An interrupt is generated if the TIE = 1 in the SCICR2 register. It

is cleared by a software sequence (an access to the SCISR register followed by a

write to the SCIDR register).

0: Data is not transferred to the shift register

1: Data is transferred to the shift register

6TC

Transmission complete

This bit is set by hardware when transmission of a character containing data is

complete. An interrupt is generated if TCIE = 1 in the SCICR2 register. It is cleared by

a software sequence (an access to the SCISR register followed by a write to the

SCIDR register).

0: Transmission is not complete

1: Transmission is complete

Note: TC is not set after the transmission of a preamble or a break.

5RDRF

Received data ready flag

This bit is set by hardware when the content of the RDR register has been transferred

to the SCIDR register. An interrupt is generated if RIE = 1 in the SCICR2 register. It is

cleared by a software sequence (an access to the SCISR register followed by a read

to the SCIDR register).

0: Data is not received

1: Received data is ready to be read

4IDLE

Idle line detected

This bit is set by hardware when an idle line is detected. An interrupt is generated if

the ILIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to

the SCISR register followed by a read to the SCIDR register).

0: No idle line is detected

1: idle line is detected

Note: The idle bit is not set again until the RDRF bit has been set itself (that is, a new

idle line occurs).

3LHE

LIN header error

During LIN header this bit signals three error types:

The LIN synch field is corrupted and the SCI is blocked in LIN Synch state (LSF

bit = 1).

A timeout occurred during LIN header reception.

An overrun error was detected on one of the header field (see OR bit description in

SCI status register (SCISR) on page 152).

An interrupt is generated if RIE = 1 in the SCICR2 register. If blocked in the LIN synch

state, the LSF bit must first be reset (to exit LIN synch field state and then to be able to

clear LHE flag). Then it is cleared by the following software sequence: An access to

the SCISR register followed by a read to the SCIDR register.

0: No LIN Header error

1: LIN Header error detected

Note: Apart from the LIN header this bit signals an overrun error as in SCI mode, (see

description in SCI status register (SCISR) on page 152).

Obsolete

Product(s)

- Obsolete

Product(s)

ST7MC1K2 bảng dữ liệu(PDF) 170 Page - STMicroelectronics

ST7MC1K2 bảng dữ liệu(HTML) 170 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL