| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST7MC1K2 bảng dữ liệu(PDF) 72 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1K2 bảng dữ liệu(HTML) 72 Page - STMicroelectronics |
|
72 / 371 page ![]() Obsolete Product(s) - Obsolete Product(s) Power saving modes ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto 72/371 8.2 Slow mode This mode has two targets: ● To reduce power consumption by decreasing the internal clock in the device, ● To adapt the internal clock frequency (fCPU) to the available supply voltage. SLOW mode is controlled by three bits in the MCCSR register: the SMS bit enables or disables SLOW mode and two CPx bits select the internal slow frequency (fCPU). In this mode, the master clock frequency (fOSC2) can be divided by 2, 4, 8 or 16. The CPU and peripherals are clocked at this lower frequency (fCPU). Note: Slow Wait mode is activated when entering the Wait mode while the device is already in Slow mode. Figure 22. SLOW mode clock transitions 00 01 SMS CP1:0 fCPU New SLOW Normal run mode MCCSR frequency request request fOSC2 fOSC2/2 fOSC2/4 fOSC2 Obsolete Product(s) - Obsolete Product(s) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |